|
|
本帖最后由 linguohua 于 2019-5-30 06:43 编辑 . I+ j( N7 Y5 @- b- |5 w5 A" ?
$ Z" Y- L: J* o+ S) OFixed CCRs: SPB 17.2 HF055( y, x4 f7 t% F3 L
05-24-2019$ }2 A6 b) ^4 A
========================================================================================================================================================3 U! l- I. B$ p3 M m
CCRID Product ProductLevel2 Title) d, X! e4 s" k
======================================================================================================================================================== M1 k3 l9 Q( m7 w4 q
2078057 ADW PART_BROWSER Symbol Graphics preview is not available in the Designer Server
* k1 U P5 \4 U' R2092863 ADW PART_BROWSER Component Browser is not displaying the symbol & footprint preview
+ Q k; C! N4 w5 t: l9 y3 n3 y2076339 ALLEGRO_EDITOR 3D_CANVAS Floating parts on bending a board in 3D Canvas with HotFix 053
e l8 ?6 ]/ M+ Z! o2051075 ALLEGRO_EDITOR ARTWORK Incorrect Gerber import in Allegro PCB Editor
. o4 p" R/ w2 l n) @" J! w2073407 ALLEGRO_EDITOR DATABASE axlDeleteByLayer deletes fixed shapes
% D- |' j# Y1 T2079117 ALLEGRO_EDITOR DATABASE Release 17.2-2016: Board file saved in HotFix 049 cannot be opened in HotFix 014, u' K+ ^0 S+ C, ?% \
2079204 ALLEGRO_EDITOR DFM Enabling option to update analysis mode and run DesignTrue DFM wizard causes PCB Editor to exit
6 U8 e Y# k. Z( R5 D2082394 ALLEGRO_EDITOR DRAFTING Angular dimension not owned by the same parent symbol in the layout are not deleted on moving object
4 f" m5 [, {) d" O+ z8 U2067916 ALLEGRO_EDITOR INTERACTIV Place replicate module bounding box does not move with circuit after module is updated
) J: b" y1 V! B3 K# H, w( I4 p$ s2068449 ALLEGRO_EDITOR MANUFACT Stackup chart and table shift slightly from original location on re-generation in Allegro PCB Editor release 17.2-2016
6 x4 a U4 |+ R8 @2065820 ALLEGRO_EDITOR MCAD_COLLAB Selected objects deleted from the design on clicking Cancel in IDX Flow Manager Import( `0 ?: s5 U k2 x' A7 Y
2080164 ALLEGRO_EDITOR MCAD_COLLAB IDX outputs two sets of masks
3 J# B* m8 x" t7 k0 B- A2081955 ALLEGRO_EDITOR NC Artwork file error for via size
) o- W9 g* b( H+ v5 c# f7 T2045061 ALLEGRO_EDITOR PLACEMENT Setting PSMPATH: axlSetVariableFile() does not update Place Manual but User Preference Editor does
9 e! C* O' ~3 h2049949 ALLEGRO_EDITOR PLACEMENT Get import errors and cannot place some parts if user-defined option is turned on for netlist import: \' i8 M i$ a4 R+ I% i' K4 y
2069289 ALLEGRO_EDITOR PLACEMENT Cannot place part because attribute definitions are incompatible for the 'DESCRIPTION' attribute (SPMHDB-154)& T* Z& y; `: z2 {: d/ q' K) o
2056573 ALLEGRO_EDITOR SCHEM_FTB Import Logic takes a long time when checks are turned on
% C9 i/ G0 ^- d; B9 P- }2076452 ALLEGRO_EDITOR SHAPE Shape Degassing crashes if 'Inside Shape' is selected
- D, H/ D4 ^2 p* I: Y& v% u9 b2076873 ALLEGRO_EDITOR SHAPE Symbol Editor stops responding on editing shape with a .dra file. Z8 \/ V g! S* u8 f5 n& p
1788703 ALLEGRO_EDITOR SKILL axlPadSuppressSet does not work when 'none' switch is used% B4 E1 y" L$ }( `
1955127 ALLEGRO_EDITOR SKILL axlPadSuppressSet( 'off 'none ) returns a warning message and does not work per the documentation: S: X" f; r. j' u9 e
2031711 ALLEGRO_EDITOR SKILL Syntax error related to allegro.ini shown if allegro.ilinit loads INI on startup7 j# E+ ?1 |, Y L
2062527 ALLEGRO_EDITOR SRM RF elements are shown in Symbol Revision Manager
( k/ W2 m# c2 T( O" W2074249 ALLEGRO_EDITOR TESTPREP Testprep re-sequence causes PCB Editor to crash if 'Labels with Net Name' is selected' Y7 m+ }4 m8 b; N
2070534 ALLEGRO_PROD_TOOLB CORE Productivity Toolbox bar code generator is creating corrupted shapes in the database2 H6 \% W6 O! N
2046278 ALTM_TRANSLATOR CAPTURE Third-party import fails0 ?1 |3 v3 g/ c: d/ O( F, O
2052399 ALTM_TRANSLATOR CAPTURE Third-party CAD translation stopped with error message
, q+ g* d( | [ ]* Y6 ^2005087 ALTM_TRANSLATOR DE_HDL Cannot translate third-party to Allegro Design Entry HDL
) [* h! X; Z$ E& _3 \9 e1922222 ALTM_TRANSLATOR PCB_EDITOR Third-party translation converts to board with unconnected nets
: m7 D0 M0 C' B9 e6 {( | {1987263 ALTM_TRANSLATOR PCB_EDITOR Third-party board file: copper not imported
6 A* ~6 Y3 w. G# S3 e2017988 ALTM_TRANSLATOR PCB_EDITOR Third-party to Allegro PCB Editor import issues with routes, constraints, size, and accuracy
( n; ~# w& E' r/ x2021300 ALTM_TRANSLATOR PCB_EDITOR Third-party translator does not show any results on PCB Editor canvas d( {" A# C( Q" r9 R' ^2 z
1890675 APD DIE_EDITOR Mirror Geometry is Mirroring the symbol from TOP to BOTTOM Layer in SIP file0 A6 A2 z+ l$ s6 h* D; k) o2 b
2064219 APD DIE_EDITOR Applying mirror geometry results in mirroring: moved from TOP to BOTTOM layer
# D; D! C6 e k% r( r; Y2086574 APD OTHER Duplicate layer text shown on the vias2 U5 `5 u! n% a* A6 \
1948169 CIS CONFIGURATION Auto Symbol Refresh Checking not working for shared folders
* Q! p" o% n& G4 K2025385 CONCEPT_HDL CORE Hierarchy Viewer expands/collapses randomly after clicking the '+' or '-' symbols- p9 E7 t& ~# e1 p0 g G% W6 T
2050010 CONCEPT_HDL CORE Copyproject does not properly copy the variant files
4 r% t7 I1 @, X. h& ~1 B% ?" I9 l8 N2063457 CONCEPT_HDL CORE DE-HDL: very slow rendering on some systems) _" i8 ]) e W1 J1 `! W
2076312 CONCEPT_HDL CORE Getting 'Variant out of sync' warning when creating BOM for a design with no variants; Z% r% L% v0 K8 k
2083650 CONCEPT_HDL CORE Lower-level signals are appended with _1, _2, and so on
9 `# q% B0 }" m0 G3 w& Y4 k2083651 CONCEPT_HDL CORE The physical net names still do not sync with the assigned signal name
0 W( G1 U1 X6 C4 Y$ ?, s0 K- t% Q5 ^2056736 CONCEPT_HDL GLOBALCHANGE Global Property Delete does not operate on the entire design unless the top-level page 1 is open) m# t: T5 F9 L7 S1 K, S
1955357 SIG_EXPLORER OTHER Signal explorer invocation with OrCAD PCB Expert Suite license* v5 f6 S( Z9 w: _+ ~* a8 a
2079071 SIP_LAYOUT SYMB_EDIT_APP Response very slow after Show IC Details on a very large co-design die; c1 y; u8 R1 z
2081884 SYSTEM_CAPTURE CANVAS_EDIT Symbols take a long time to move, and results in DRCs and broken connections
2 e$ o7 I; X# j) V( `9 \+ M2 `* t1942542 SYSTEM_CAPTURE IMPORT_PCB System Capture - TDO backannotation overwrites net names with stale data in lower-level blocks
% x$ j# o9 c( L0 {* Y, k7 p2071303 SYSTEM_CAPTURE MISCELLANEOUS cds.lib file is picked up from wrong location$ M% f5 z7 E% L& N1 _" i" o* I
2058979 SYSTEM_CAPTURE OPEN_CLOSE_PR System Capture prevents a project from opening by putting a single quote at the end of a line in CPM file4 p9 G5 d a, n F# ^3 K, e
2088210 SYSTEM_CAPTURE OPEN_CLOSE_PR The 'enable pspice' entry in CPM file is occasionally corrupted0 z# o% e9 W* W8 k$ r
|
|
[复制链接]
/1 
发表于 2019-5-29 15:49
收藏
淘帖
支持！
反对！
