|
|
本帖最后由 linguohua 于 2019-5-30 06:43 编辑 # h" e4 I5 L$ D& E- a4 N7 O
* g& p+ s5 X( S8 k
Fixed CCRs: SPB 17.2 HF055
( J! ]$ {& r- s+ u g05-24-2019
" P$ O: u7 N0 G4 n" Y# ?========================================================================================================================================================+ @3 }5 p: v; M1 f& z7 {
CCRID Product ProductLevel2 Title
% t; V- P3 h& G; ~# `% _========================================================================================================================================================. O; |) p8 l) U
2078057 ADW PART_BROWSER Symbol Graphics preview is not available in the Designer Server/ d% `7 Z }$ J* B2 [" ?0 I! T& H
2092863 ADW PART_BROWSER Component Browser is not displaying the symbol & footprint preview
; |" @( F$ U# V8 q0 _2076339 ALLEGRO_EDITOR 3D_CANVAS Floating parts on bending a board in 3D Canvas with HotFix 053
# {" s% X- ~ m: V, n9 {( ^2051075 ALLEGRO_EDITOR ARTWORK Incorrect Gerber import in Allegro PCB Editor7 f) B( q$ e) t) ~
2073407 ALLEGRO_EDITOR DATABASE axlDeleteByLayer deletes fixed shapes
# R7 u; l- V+ n# D2079117 ALLEGRO_EDITOR DATABASE Release 17.2-2016: Board file saved in HotFix 049 cannot be opened in HotFix 014: w0 O7 C2 V+ U! Y0 q
2079204 ALLEGRO_EDITOR DFM Enabling option to update analysis mode and run DesignTrue DFM wizard causes PCB Editor to exit
( Z$ ~ `% a; ]; {2082394 ALLEGRO_EDITOR DRAFTING Angular dimension not owned by the same parent symbol in the layout are not deleted on moving object
' {4 u% y" }& I2067916 ALLEGRO_EDITOR INTERACTIV Place replicate module bounding box does not move with circuit after module is updated
: [& A1 Y" a# h2068449 ALLEGRO_EDITOR MANUFACT Stackup chart and table shift slightly from original location on re-generation in Allegro PCB Editor release 17.2-2016" x* i1 o' O' P& V
2065820 ALLEGRO_EDITOR MCAD_COLLAB Selected objects deleted from the design on clicking Cancel in IDX Flow Manager Import
3 j) V8 f- x5 Y4 }( q9 b2080164 ALLEGRO_EDITOR MCAD_COLLAB IDX outputs two sets of masks2 W8 \5 F1 {& r$ G
2081955 ALLEGRO_EDITOR NC Artwork file error for via size
; _! |, s+ }+ C2 t& h2045061 ALLEGRO_EDITOR PLACEMENT Setting PSMPATH: axlSetVariableFile() does not update Place Manual but User Preference Editor does
7 E3 I. i* I5 v* _- f' z2049949 ALLEGRO_EDITOR PLACEMENT Get import errors and cannot place some parts if user-defined option is turned on for netlist import
$ H8 }0 Y* ]* M2 O2069289 ALLEGRO_EDITOR PLACEMENT Cannot place part because attribute definitions are incompatible for the 'DESCRIPTION' attribute (SPMHDB-154)) u5 s$ B; _8 A7 I/ p* `$ z
2056573 ALLEGRO_EDITOR SCHEM_FTB Import Logic takes a long time when checks are turned on- x! I6 A! N- f6 T! F8 k3 ^/ ]
2076452 ALLEGRO_EDITOR SHAPE Shape Degassing crashes if 'Inside Shape' is selected
8 w4 `% N3 K. Q* X; h2076873 ALLEGRO_EDITOR SHAPE Symbol Editor stops responding on editing shape with a .dra file+ |( I* u& I" v: \8 z1 X0 V
1788703 ALLEGRO_EDITOR SKILL axlPadSuppressSet does not work when 'none' switch is used
: b# v5 [( o) o7 U2 s: L1955127 ALLEGRO_EDITOR SKILL axlPadSuppressSet( 'off 'none ) returns a warning message and does not work per the documentation
& T8 U4 r& G: m$ d+ h2031711 ALLEGRO_EDITOR SKILL Syntax error related to allegro.ini shown if allegro.ilinit loads INI on startup7 c8 l8 w2 ? {8 I
2062527 ALLEGRO_EDITOR SRM RF elements are shown in Symbol Revision Manager
, ^2 A" `# P, C4 k4 }2074249 ALLEGRO_EDITOR TESTPREP Testprep re-sequence causes PCB Editor to crash if 'Labels with Net Name' is selected
3 M. u9 V& I5 ~$ r, Z2070534 ALLEGRO_PROD_TOOLB CORE Productivity Toolbox bar code generator is creating corrupted shapes in the database
9 A. c" e. {7 Q+ `$ r% f2046278 ALTM_TRANSLATOR CAPTURE Third-party import fails
" }& T/ o: o4 X1 X2052399 ALTM_TRANSLATOR CAPTURE Third-party CAD translation stopped with error message# x1 X: P _% Y ]4 V
2005087 ALTM_TRANSLATOR DE_HDL Cannot translate third-party to Allegro Design Entry HDL
5 R H9 y% K7 T- e- v. A- W# d1922222 ALTM_TRANSLATOR PCB_EDITOR Third-party translation converts to board with unconnected nets
! y# c0 t' k- i2 }& g8 z* n1987263 ALTM_TRANSLATOR PCB_EDITOR Third-party board file: copper not imported
0 S. r; R( L. Q( B% ?3 o2017988 ALTM_TRANSLATOR PCB_EDITOR Third-party to Allegro PCB Editor import issues with routes, constraints, size, and accuracy- N8 u* A8 l2 m9 G
2021300 ALTM_TRANSLATOR PCB_EDITOR Third-party translator does not show any results on PCB Editor canvas
( p; |6 Y. k( h6 M" F; ?7 y1890675 APD DIE_EDITOR Mirror Geometry is Mirroring the symbol from TOP to BOTTOM Layer in SIP file( a/ g" X: L5 t, T0 c, k
2064219 APD DIE_EDITOR Applying mirror geometry results in mirroring: moved from TOP to BOTTOM layer
1 ]/ y- i+ A, ]$ G2 M2086574 APD OTHER Duplicate layer text shown on the vias5 D, N- R* b0 o J f9 t
1948169 CIS CONFIGURATION Auto Symbol Refresh Checking not working for shared folders
1 N' J5 T. A+ i/ {2025385 CONCEPT_HDL CORE Hierarchy Viewer expands/collapses randomly after clicking the '+' or '-' symbols
: p; K5 ]! `4 |2 X- p2050010 CONCEPT_HDL CORE Copyproject does not properly copy the variant files
1 p4 v3 o! [0 D5 M4 e: J, W5 g2063457 CONCEPT_HDL CORE DE-HDL: very slow rendering on some systems( e5 ?7 ]6 f* ^$ l+ c$ @0 \
2076312 CONCEPT_HDL CORE Getting 'Variant out of sync' warning when creating BOM for a design with no variants
5 k" L. N0 u5 \! R2 O w" a9 ^ M2083650 CONCEPT_HDL CORE Lower-level signals are appended with _1, _2, and so on& I3 m* ]- B8 _0 J. ]- O% _7 `
2083651 CONCEPT_HDL CORE The physical net names still do not sync with the assigned signal name
+ \( j. L# b2 ]9 \+ i- U7 L2056736 CONCEPT_HDL GLOBALCHANGE Global Property Delete does not operate on the entire design unless the top-level page 1 is open% h0 v" R, Q! x! K) c; p* C
1955357 SIG_EXPLORER OTHER Signal explorer invocation with OrCAD PCB Expert Suite license
) A" c8 I3 w8 i! f. `0 E2079071 SIP_LAYOUT SYMB_EDIT_APP Response very slow after Show IC Details on a very large co-design die: J2 B1 V! J/ ~+ W# z* R, l
2081884 SYSTEM_CAPTURE CANVAS_EDIT Symbols take a long time to move, and results in DRCs and broken connections
( D* M0 ?3 l2 U1 H2 _0 _1942542 SYSTEM_CAPTURE IMPORT_PCB System Capture - TDO backannotation overwrites net names with stale data in lower-level blocks$ g! K! }( a, b: w$ }. O& q
2071303 SYSTEM_CAPTURE MISCELLANEOUS cds.lib file is picked up from wrong location& {8 K% ^ R/ \* n* Q
2058979 SYSTEM_CAPTURE OPEN_CLOSE_PR System Capture prevents a project from opening by putting a single quote at the end of a line in CPM file! ?1 h9 V& R- D, E3 ~6 E
2088210 SYSTEM_CAPTURE OPEN_CLOSE_PR The 'enable pspice' entry in CPM file is occasionally corrupted
0 T# M8 {6 ]/ O5 S |
|
[复制链接]
/1 
发表于 2019-5-29 15:49
收藏
淘帖
支持！
反对！
