|
|
本帖最后由 linguohua 于 2019-5-30 06:43 编辑
7 u+ r1 X" v; a" X& Z! ?1 f6 u+ o0 s& |% K* E5 D; N. V
Fixed CCRs: SPB 17.2 HF055
' E( B) [% I1 ]/ H9 S& J05-24-2019
; H7 |$ }3 n0 n, `% g# {9 x========================================================================================================================================================
6 ^' X; |4 ~: f9 p8 E$ ^7 tCCRID Product ProductLevel2 Title1 _" ^2 E1 \) ]
========================================================================================================================================================0 _4 G. \- g, ]( b+ a% i
2078057 ADW PART_BROWSER Symbol Graphics preview is not available in the Designer Server
3 T7 Y' Q1 a) d! S/ } O2092863 ADW PART_BROWSER Component Browser is not displaying the symbol & footprint preview
# T8 p* Z* ]. n. Y( X: [. M' L2076339 ALLEGRO_EDITOR 3D_CANVAS Floating parts on bending a board in 3D Canvas with HotFix 053; K- E4 K" R* B2 r
2051075 ALLEGRO_EDITOR ARTWORK Incorrect Gerber import in Allegro PCB Editor
7 e3 v: C- \! J9 u9 T& D2073407 ALLEGRO_EDITOR DATABASE axlDeleteByLayer deletes fixed shapes6 `) p! m6 _9 W! X( b- l% v; o; N
2079117 ALLEGRO_EDITOR DATABASE Release 17.2-2016: Board file saved in HotFix 049 cannot be opened in HotFix 014
6 n. }- C) K/ C2079204 ALLEGRO_EDITOR DFM Enabling option to update analysis mode and run DesignTrue DFM wizard causes PCB Editor to exit
6 l" `: m$ {& p; ? ~7 ]2082394 ALLEGRO_EDITOR DRAFTING Angular dimension not owned by the same parent symbol in the layout are not deleted on moving object
- D d1 X; o& u2 N# o) s4 f2067916 ALLEGRO_EDITOR INTERACTIV Place replicate module bounding box does not move with circuit after module is updated
) e+ B% v1 F. ?8 I; _/ V4 J2068449 ALLEGRO_EDITOR MANUFACT Stackup chart and table shift slightly from original location on re-generation in Allegro PCB Editor release 17.2-2016
& {+ s1 m+ C7 R: r: k+ }2065820 ALLEGRO_EDITOR MCAD_COLLAB Selected objects deleted from the design on clicking Cancel in IDX Flow Manager Import
/ c4 U/ \0 `% a6 O2080164 ALLEGRO_EDITOR MCAD_COLLAB IDX outputs two sets of masks% e: I2 G- {9 m2 e
2081955 ALLEGRO_EDITOR NC Artwork file error for via size
4 z) l- v5 k( x$ I/ d% G: }% Y8 i2045061 ALLEGRO_EDITOR PLACEMENT Setting PSMPATH: axlSetVariableFile() does not update Place Manual but User Preference Editor does9 y( m# {. J- p; m) h
2049949 ALLEGRO_EDITOR PLACEMENT Get import errors and cannot place some parts if user-defined option is turned on for netlist import. q- [+ {1 K. h6 H
2069289 ALLEGRO_EDITOR PLACEMENT Cannot place part because attribute definitions are incompatible for the 'DESCRIPTION' attribute (SPMHDB-154)( R9 K' D+ S" |8 z9 H
2056573 ALLEGRO_EDITOR SCHEM_FTB Import Logic takes a long time when checks are turned on
% ]7 D, S/ a& d: R. j* `2076452 ALLEGRO_EDITOR SHAPE Shape Degassing crashes if 'Inside Shape' is selected
; g5 W+ U% F* h* s- l2076873 ALLEGRO_EDITOR SHAPE Symbol Editor stops responding on editing shape with a .dra file0 ? J# X# I+ w# w0 T$ |
1788703 ALLEGRO_EDITOR SKILL axlPadSuppressSet does not work when 'none' switch is used
& V- o5 k$ U" |% V/ O1955127 ALLEGRO_EDITOR SKILL axlPadSuppressSet( 'off 'none ) returns a warning message and does not work per the documentation
1 w( h9 T- Z, T5 j2031711 ALLEGRO_EDITOR SKILL Syntax error related to allegro.ini shown if allegro.ilinit loads INI on startup0 L; w3 ^5 r; X$ g( U
2062527 ALLEGRO_EDITOR SRM RF elements are shown in Symbol Revision Manager% F' H) U* N+ I# {( Y& F3 L. Z
2074249 ALLEGRO_EDITOR TESTPREP Testprep re-sequence causes PCB Editor to crash if 'Labels with Net Name' is selected
" e- R2 l3 K9 C& Z2070534 ALLEGRO_PROD_TOOLB CORE Productivity Toolbox bar code generator is creating corrupted shapes in the database
! z0 p* C+ h0 R' j! f) C2046278 ALTM_TRANSLATOR CAPTURE Third-party import fails/ V. |" i8 f& C# m; f) `# U
2052399 ALTM_TRANSLATOR CAPTURE Third-party CAD translation stopped with error message
1 q& h Y3 s) s( |, }5 c; N! q$ i3 x2 e2005087 ALTM_TRANSLATOR DE_HDL Cannot translate third-party to Allegro Design Entry HDL5 [! b% Q! y9 Q+ s! w& V5 E
1922222 ALTM_TRANSLATOR PCB_EDITOR Third-party translation converts to board with unconnected nets
; _4 g* p8 _9 V: a$ y ~4 [1987263 ALTM_TRANSLATOR PCB_EDITOR Third-party board file: copper not imported
6 N0 j- ~. Z1 i* M7 G/ L2017988 ALTM_TRANSLATOR PCB_EDITOR Third-party to Allegro PCB Editor import issues with routes, constraints, size, and accuracy6 i0 ?4 g) Q! y) v
2021300 ALTM_TRANSLATOR PCB_EDITOR Third-party translator does not show any results on PCB Editor canvas
* \( N% E% D% l: r1890675 APD DIE_EDITOR Mirror Geometry is Mirroring the symbol from TOP to BOTTOM Layer in SIP file9 G" [4 C$ i$ u6 M" w8 Q
2064219 APD DIE_EDITOR Applying mirror geometry results in mirroring: moved from TOP to BOTTOM layer
% N( W- `3 v# ~3 t# s2086574 APD OTHER Duplicate layer text shown on the vias
3 `8 x! j3 x* t* ^* ]1948169 CIS CONFIGURATION Auto Symbol Refresh Checking not working for shared folders0 O$ T& m9 W l% N1 \
2025385 CONCEPT_HDL CORE Hierarchy Viewer expands/collapses randomly after clicking the '+' or '-' symbols
9 Q9 @. B$ k! a2050010 CONCEPT_HDL CORE Copyproject does not properly copy the variant files4 P2 p8 H! c" B2 v/ i2 u& @
2063457 CONCEPT_HDL CORE DE-HDL: very slow rendering on some systems0 P' `. b: I* W& ~8 c" ^
2076312 CONCEPT_HDL CORE Getting 'Variant out of sync' warning when creating BOM for a design with no variants
- `2 \! U4 N' T6 n2083650 CONCEPT_HDL CORE Lower-level signals are appended with _1, _2, and so on: B9 g( w2 C0 `* H5 M7 Z/ c
2083651 CONCEPT_HDL CORE The physical net names still do not sync with the assigned signal name5 u& W5 F& k' I: d! Z; u8 `
2056736 CONCEPT_HDL GLOBALCHANGE Global Property Delete does not operate on the entire design unless the top-level page 1 is open( _% q7 `4 v/ J" K' @/ R
1955357 SIG_EXPLORER OTHER Signal explorer invocation with OrCAD PCB Expert Suite license6 h+ }! X/ Q0 D" k
2079071 SIP_LAYOUT SYMB_EDIT_APP Response very slow after Show IC Details on a very large co-design die
( t9 G: ~* x$ V9 q1 {2081884 SYSTEM_CAPTURE CANVAS_EDIT Symbols take a long time to move, and results in DRCs and broken connections( F% `: F" W( o# G! ?
1942542 SYSTEM_CAPTURE IMPORT_PCB System Capture - TDO backannotation overwrites net names with stale data in lower-level blocks3 @9 f& I) R' n2 ^* }/ Z ~' w
2071303 SYSTEM_CAPTURE MISCELLANEOUS cds.lib file is picked up from wrong location
0 c7 R3 a% z& r F! h# M# J2058979 SYSTEM_CAPTURE OPEN_CLOSE_PR System Capture prevents a project from opening by putting a single quote at the end of a line in CPM file4 M' `% s: Q8 K( A9 _ B3 ]
2088210 SYSTEM_CAPTURE OPEN_CLOSE_PR The 'enable pspice' entry in CPM file is occasionally corrupted
! r: d0 H( [( Z/ H6 d2 A' Q |
|
[复制链接]
/1 
发表于 2019-5-30 02:15
