|
你的网络表没有问题! h+ `4 \% ^* p5 g& k: |; a
********************************************************************************
0 n1 C; Z5 q3 M* Z( @*
# }) Y/ V1 W& X' o& x7 Z5 R8 L* Netlisting the design
2 g: U. S' a1 A# x( T S' s*
& u& l F: ?% L" ]5 f********************************************************************************
/ p2 t e0 A& Z# U( K1 T+ S( QDesign Name:
2 ^9 I. C' K# Q7 ]! |c:\documents and settings\administrator\桌面\wenjian1\yanli2.dsn8 g4 n: L* l( J
Netlist Directory:# K$ s: i+ J7 `8 B7 m
c:\documents and settings\administrator\桌面\wenjian1\allegro
6 S& Y: \" H) v! pConfiguration File:" \( K+ ]) `9 b/ D* ~9 s8 g, H( {
D:\Cadence\SPB_15.2\tools\capture\allegro.cfg5 W! H# ^1 W: `7 e$ C
$ { U( ?& W6 q
Spawning... "D:\Cadence\SPB_15.2\tools\capture\pstswp.exe" -pst -d "c:\documents and settings\administrator\桌面\wenjian1\yanli2.dsn" -n "c:\documents and settings\administrator\桌面\wenjian1\allegro" -c "D:\Cadence\SPB_15.2\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"2 o. m* u6 f8 x
#1 Warning [ALG0016] Part Name "CAP_0_CPCYL1/D.300/LS.200/.034_10UF" is renamed to "CAP_0_CPCYL1/D.300/LS.200/.034_".
- l' c. W! T) K2 @0 N9 n#2 Warning [ALG0016] Part Name "CAP NP_0_RAD/.200X.100/LS.100/.031_30P" is renamed to "CAP NP_0_RAD/.200X.100/LS.100/.".; V" W+ R S% E: Q
#3 Warning [ALG0016] Part Name "CAP NP_1_RAD/.200X.100/LS.100/.031_30P" is renamed to "CAP NP_1_RAD/.200X.100/LS.100/.".
+ S' u A. n5 u0 l( T2 }% B! x#4 Warning [ALG0016] Part Name "4 HEADER_0_SIP/TM/L.400/4_4 HEADER" is renamed to "4 HEADER_0_SIP/TM/L.400/4_4 HEA".
8 z9 k# G' d0 I0 `#5 Warning [ALG0016] Part Name "8 HEADER_0_SIP/TM/L.800/8_8 HEADER" is renamed to "8 HEADER_0_SIP/TM/L.800/8_8 HEA".' d2 x; C- p. }9 U H t. w
#6 Warning [ALG0016] Part Name "SW PUSHBUTTON_0_RAD/.400X.200/LS.300/.034_RESET" is renamed to "SW PUSHBUTTON_0_RAD/.400X.200/L".1 v+ U4 R1 K6 s, R, W
#7 Warning [ALG0016] Part Name "8051_DIP.100/40/W.600/L2.050_8051" is renamed to "8051_DIP.100/40/W.600/L2.050_80".
5 R. P# P" F- c2 K+ V. `#8 Warning [ALG0016] Part Name "74LS373_DIP.100/20/W.300/L1.075_74LS373" is renamed to "74LS373_DIP.100/20/W.300/L1.075".1 G/ \+ [ l: X1 `! a
#9 Warning [ALG0016] Part Name "27512_DIP.100/28/W.600! F4 X, M3 x( b8 ^) ^5 U8 q
/L1.400_27512" is renamed to "27512_DIP.100/28/W.600/L1.400_2".
# _# C, P/ J, l8 q# _$ ~0 f#10 Warning [ALG0016] Part Name "CRYSTAL_0_RAD/.400X.150/LS.300/.034_12M" is renamed to "CRYSTAL_0_RAD/.400X.150/LS.300/".
/ ?$ ?5 {- a' v# i% F- JScanning netlist files ...& {/ A+ W/ Q0 u _( h
Loading... c:\documents and settings\administrator\桌面\wenjian1\allegro/pstchip.dat
2 ?9 t% L4 k/ T- H8 r( y9 a5 ELoading... c:\documents and settings\administrator\桌面\wenjian1\allegro/pstchip.dat! h I8 P/ c5 v: J: e% b
Loading... c:\documents and settings\administrator\桌面\wenjian1\allegro/pstxprt.dat7 q* P1 [9 V) {5 O) L9 C" o6 Y
Loading... c:\documents and settings\administrator\桌面\wenjian1\allegro/pstxnet.dat
0 s+ e) G* c. c; ?! r3 Epackaging the design view...) v* d: N4 ?5 U# y5 c
4 r- S2 y9 Y1 ?% ~( {
Exiting... "D:\Cadence\SPB_15.2\tools\capture\pstswp.exe" -pst -d "c:\documents and settings\administrator\桌面\wenjian1\yanli2.dsn" -n "c:\documents and settings\administrator\桌面\wenjian1\allegro" -c "D:\Cadence\SPB_15.2\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"- b& W+ w' I3 _( s& m$ j" T; J; D
/ Q' h! R6 q5 k/ k* F
就是出现一些警告,你要注意改一下,生不成ALLEGRO文件可能是你的PCB库做的问题 |
|