|
|
2#
楼主 |
发表于 2013-10-29 17:11
|
只看该作者
9 Q4 f0 S0 E" d% a/ Q0 R% \
DATE: 10-25-2013 HOTFIX VERSION: 0185 M/ P+ a8 ^8 c2 w* K F
===================================================================================================================================
0 {1 _. a$ L4 b; CCCRID PRODUCT PRODUCTLEVEL2 TITLE
9 j' ]7 t$ ?1 M7 ?) ^) }===================================================================================================================================7 R$ V! X4 W8 _9 Z2 ^
1118303 CONCEPT_HDL CONSTRAINT_MGR can not prdefinedefault units in HDL
" M; A: p: T% Z4 M: _1174901 ALLEGRO_EDITOR GRAPHICS Spurious odd lines are shown in shapesand text that are not part of the design with opengl
/ q' d q& E- A$ q$ b% Y1176990 CONCEPT_HDL OTHER DEHDL BOM tooldoesn縯 see similar names.
, r! {; k% p3 B' P* K; b1179665 GRE CORE Plan TopologicalCrashes after around 8 hours of routing.
8 l1 q5 l1 L( K1 l8 N: G1188193 CONCEPT_HDL CHECKPLUS CheckPlus notrecognizing PIN as a base object.
! c+ P/ \: p: y N5 {% D: n! v; ~1189100 SCM OTHER Replace part inSCM using ADW as library fails
. j4 }" j! v, B/ b/ S1189507 SCM SCHGEN ERROR(SPCOCN-2009): Package error after second schgen run with Preservemode.1 j! P. v: C6 \) z& J7 E
1192391 CONSTRAINT_MGR CONCEPT_HDL Restore from definition deletes localobjects in other blocks0 H, e6 I5 H2 {) ]
1194597 FSP OTHER Pin definitionproblem
: m3 ^; ~/ ~* C' `% H4 _, Q4 R* e1195202 SIP_LAYOUT LEFDEF_IF Cannot add .leffiles in IC Library Manager. Getting warning message WARNING(SPMHLD-52)
( j4 w8 A3 z% [! a" i: y: k3 `; R1195309 GRE CORE GRE crashingduring Plan Spatial.
7 K+ r$ R2 G, x3 [) Z( Z! B1197262 ALLEGRO_EDITOR MANUFACT Angular Dimension created in symbol isplaced w.r.t. board origin and angle is blank
. O8 j7 g5 M# h$ u* F1198521 CONCEPT_HDL OTHER Cadence DEHDLissue - Note for Hotfix_SPB16.60.016_wint_1of1
, s3 j( O% R, Q# t) O, g1199219 ALLEGRO_EDITOR INTERFACES Question on STEP Model export which usesPLACE_BOUND layer for any symbols that do not have STEP model mapped, O2 Y, Z% u, ~1 E$ v' w
1199235 ALLEGRO_EDITOR SCHEM_FTB capture's behavior is redundant whilecreating pcb editor netlist
+ n3 t: W- C- v; ~2 v& o; Y1199323 GRE IFP_INTERACTIVE Crash whenimporting logic
) U: a$ Q2 I( o; E* Z1199368 SIP_LAYOUT DIE_EDITOR Refresh of dieabstract in die editor with this design takes over two hours
2 K$ P* K4 Q7 I2 u; a1199760 ALLEGRO_EDITOR DATABASE Allegr won't display Soldermask Toplayer |
|
[复制链接]
/1 
发表于 2013-10-29 17:10
收藏
淘帖
支持！
反对！
发表于 2013-10-29 22:30
