Hotfix_SPB16.60.013_wint_1of1

hzqydq

cadence SPB16.6下载(Hotfix013已发布)
* c) a. p7 ^7 ]0 q/ \( l. ~9 e
Cadence SPB16.6已经推出，需要的朋友可以点击下面的链接下载：
http://dl.vmall.com/c0ych9k8m3

- b2 k8 }. q# v5 ]. i" {7 q
- V5 b0 u! P" N- Z& `) e8 pDATE: 07-26-2013  HOTFIX VERSION: 013
8 O) l, x4 E8 j===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
' X. I6 Q3 f' F- v" s. g0 ]4 ~===================================================================================================================================
9 s0 y" I' C! @4 K: ]111368 CAPTURE        CORRUPT_DESIGN   Capture - will not produce allegro netlistwith 10.0
134439 PD-COMPILE     USERDATA         caCell terminals should be top-levelterminals
186074  CIS            EXPLORER         refresh symbols from lib requires youto close CIS
583221 CAPTURE        SCHEMATIC_EDITOROption to have the Schematic Page Name as a Property in the Titleblock
591140 concept_HDL    OTHER            Scale overall output size inPublishPDF from command line
: h9 M- `1 }+ s+ _0 u801901 CONCEPT_HDL    CORE             Concept Menus use the same key"R" for the Wire and RF-PCB menus
3 N1 b6 N3 D$ n$ S3 A813614  APD            DRC_CONSTRAINTS  With Fillets present the "cline toshape" spacing is wrong.
881796 ALLEGRO_EDITOR GRAPHICS        Enhancement request for Panning with Middle Mouse Button
7 u8 ]; P$ k: B/ z5 O887191 CONCEPT_HDL    CORE             Cannot add/edit the locked property
9 P  V/ Q: N& R911292 CONCEPT_HDL    CORE             Property command on editing symbolattaches property to ORIGIN immediately
% ?/ y  A! w  l# y987766  APD            SHAPE            Void all command gets result as novoids being generated on specific env.
! x+ k- f! Q. C, u- P! s3 I1001395 SIP_LAYOUT    ASSY_RULE_CHECK  Shape Minimumvoid check reports lots of DRCs which are not necessary to check out.
1030696 ALLEGRO_EDITOR INTERACTIV       Enh - Allow another behavior of PANmovement using middle mouse in Allegro
1 \0 Q; L& X; u; k. H1043856 ADW           TDA              Diff between TDOand DE-HDL Hierarchy Viewer is confusing to the user
6 l4 s- Z; }& V' {1046440 ADW           PCBCACHE         ADW: ImportSheetis not caching libraries under flatlib/model_sym when the source design is notan ADW project
1077552 F2B           PACKAGERXL       Diff Pairs get removed when packing withbackannotation turned on
$ j# x, j2 X0 U+ E! I6 q  I1079538 F2B           PACKAGERXL       Ability to blockall 縮ingle noded nets� to the board while packaging.
1086362 ALLEGRO_EDITOR SHAPE            Enhancement request to autovoid a viaif shape cannot cover the center of the via.
1087958 Pspice        MODELEDITOR      Is there anylimitation for pin name definition?
: P: R- A  _4 {, b/ E0 R4 R. [1087967 CIS           UPDATE_PART_STAT Update part status window shows incorrect differences
1090693 ADW           LRM              LRMauto_load_instances does not gray out Load instances Button
0 `* n- ~* e+ p2 j4 }9 T) C1097246 CONCEPT_HDL   CORE             ConceptHDL -assign hotkeys to alpha-numerical keys
3 q! [( h1 C" h1 F3 v' w- J1099773 CONCEPT_HDL   CORE             DE HDL goes intorecursive loop if a custom text locked at site level is deleted from Tools >Option
1100945 SCM           SCHGEN           SCM generatedDE-HDL has $PN placement issue
1100951 PSPICE        SIMULATOR        Increasing theresolution of fourier transform results in out file
1103117 RF_PCB        FE_IFF_IMPORT    Enh- Allow theAllegro_Discrete_Library_to_ADS_Library_Translator to output in its originalunit
3 q, w4 `( w0 a, T" b1105473 PSPICE        PROBE            Getting errormessages while running bias point analysis.
9 \  g4 t& `; n( r  e# A  P  d1106116 FLOWS         PROJMGR          view_pcb settingchange was cleared by switching Flows in projmgr.
& l8 A  E4 D( k4 m% G1106298 ALLEGRO_EDITOR INTERACTIV       Copy Shape uses last menu pick locationas origin and not the Symbol Origin as specified in Options.
1106626 CONCEPT_HDL   CORE             Concept HDL crashes when saving pages
& ^3 J" [/ v- x, {1107086 ALLEGRO_EDITOR INTERACTIV       manual void with arc's goes in wrongdirection during arc creation
3 c; d% T0 X3 p2 H5 u1107172 CONCEPT_HDL   OTHER            Project ManagerPackager does not report errors on missing symbol
* \, Z; F8 S  l/ A6 S: h2 F1108193 CONCEPT_HDL   CORE             Using theleft/right keys do not move the cursor within the text you're editing
1108603 PCB_LIBRARIAN VERIFICATION     PDV ToolsVerification > View Verification (CheckPlus) leaves<project>.cpm_tmp.cpm
# n- O. K5 y& F* K1109024 CIS            OTHER            orcad performance issue from Asus.
9 f2 i9 g4 |. P, o& a/ ]5 h1 G/ ~" i1109109 CAPTURE       NETLIST_ALLEGRO  B1: Netlistmissing pins when Pack_short property pins connected
1109466 ALLEGRO_EDITOR ARTWORK          Artwork create some strange gerberlines for fillet.
1109647 SIP_LAYOUT    DEGASSING        Shape degassingcommand enhancement - control over what layers are counted in even/odd layersets.
9 ?0 i0 H7 k  L' r! @" s9 O1109926 CONCEPT_HDL   CORE             viewing a designdisables console window
  U6 A( t$ G: v. X1110194 SIP_LAYOUT    WIREBOND         If OpenGL settings for display ofdynamic net names is enabled, should be visible while push/shove wirebonds.
1112357 SIP_LAYOUT    WIREBOND         wirebond commandcrashes the application
  D& b+ m" Q  U3 R1 e' ?0 V1112395 CONCEPT_HDL   CORE             縗BASE\G� for global signal is not obeyedafter upreving the design to 1650.
1112658 CAPTURE       PROPERTY_EDITOR  Changing Part 縂raphic� value from property EditorChanges Occ refdes values to instance
1112662 CAPTURE       PROJECT_MANAGER  Capture crashesafter moving the library file and then doing Edit> Cut
5 t2 I3 O% k/ C1 ]5 D1113177 PCB_LIBRARIAN CORE             Pin Shapes arenot getting imported properly
1113380 ALLEGRO_EDITOR INTERACTIV       Change layer to - option for packagetype .dra is not available in 16.6 release
1113656 SIP_LAYOUT    WIREBOND         Enable Changecharacteristic to work without unfixing its Tack point.
1113838 SIP_LAYOUT    DIE_ABSTRACT_IF  probe pinsdefined in XDA die abstract file are added with wrong location
1113991 CAPTURE       GENERAL          Save Project Asis not working if destination is a linux machine
8 z' Z6 D$ T% e6 |6 T1114073 APD           DRC_CONSTRAINTS  Shape voidingdifferently if there are Fillets present in the design.
1114241 CAPTURE       SCHEMATIC_EDITOR Port not retaining assigned color, when moved on theschematic
. N$ J9 m) L+ \# K1114442 PSPICE        PROBE            Getting Internalerror - Overflow Convert with marching waveform on
1114630 CONCEPT_HDL   ARCHIVER         Archcore failsbecause the project directory on Linux has a space in the name
1114689 CONCEPT_HDL   CORE             Unknown projectdirective : text_editor
/ e+ w! L  t7 t: ^8 B7 A1114928 F2B           PACKAGERXL       縀rror (SPCODD - 5) while Export Physical even afterchange pin from A<0> to A
9 O2 T3 i' t$ X5 c6 F/ V1116886 CONCEPT_HDL   CORE             Crefer hyperlinksdo not work fine when user use double digits partitions for page Border.
1118088 ALLEGRO_EDITOR EDIT_ETCH        Should Plan accurate and Optimize beremoved in 16.6?
! [+ x1 a, D8 v3 S1118734 APD           EDIT_ETCH        Multiline routingwith Clines on Null Net cannot route in downward direction
: C, f5 S6 z, V+ E1118756 ALLEGRO_EDITOR SHAPE            Shape clearance parameter oversizevalues getting applied to Keepouts
4 k/ t4 [$ Y8 M1119606 CONCEPT_HDL   MARKERS          Filtering two ormore words in Filter dialog box
1119707 CONCEPT_HDL   CORE             Genview does not use site colors when gen schfrom block symbol
+ F. d& q% C4 C# t4 `9 x9 P1119711 F2B           DESIGNSYNC       DesignDifferences show Net Differences wrongly
! ^* c5 d* M( a# M" ]1120659 CAPTURE       PROJECT_MANAGER  "Saveproject as" does not support some of Nordic characters.
1120660 CONCEPT_HDL   CORE             Save hierarchysaves pages for deleted blocks.
1120817 SIP_LAYOUT    SYMB_EDIT_APPMOD Rotate pads commands not working while in the SymbolEdit App. mode
( {7 U( |* U0 {& q0 d; O0 W/ [6 x1120985 PSPICE        MODELEDITOR      Unable to importattached IBIS model
2 P% f' L: S( Y# q. Q1121171 CONCEPT_HDL   CREFER           PNN and correctproperty values not annotated on the Cref flat schematic
1121353 ALLEGRO_EDITOR INTERACTIV       Local env setting will change aftersaving and reopening.
. K9 j6 T$ M9 Q; Z3 G1121382 ALLEGRO_EDITOR INTERACTIV       Undo command is limited to two for thisdesign
$ G/ F9 r: c0 i- s9 \6 s1 |* W1121540 F2B           PACKAGERXL       pxl.chg keepsdeleting and adding changes on subsequent packager runs
1121558 ALLEGRO_EDITOR MODULES          Unrouted net and unrouted connectionwhen module is placed of completely routed board file.
1121585 ALLEGRO_EDITOR OTHER            Drill Hole to Shape Same NetSpacing with Dynamic Shapes shows wrong result.
1121651 CAPTURE       SCHEMATIC_EDITOR "PCB editor select" menu option is missing
1122136 SIP_LAYOUT    PLACEMENT        Moving acomponent results in the components outline going to bottom side of the design.
# j# }" `! i1 ~' W1122340 CAPTURE       NETLIST_ALLEGRO  Cross probe ofnet within a bus makes Capture to hang.
1122489 CONCEPT_HDL   OTHER            Save _Hierarchycausing baseline to brd files
+ F) _# Y+ G7 G9 E1122781 CONCEPT_HDL   CORE             cfg_package isgenerated for component cell automatically
0 [% t* i6 W$ r1122909 CONCEPT_HDL   CORE             changing versionreplicates data of first TOC on 2nd one
1123150 CONCEPT_HDL   CORE             property on yaxis in symbol view was moved by visibility change to None.
: F/ n  y6 p; }- I8 Q6 ~1123176 ALLEGRO_EDITOR UI_FORMS         Negative values for pop-up location isnot retained with multiple monitors (more than 2)
1123815 ALLEGRO_EDITOR GRAPHICS         Embedded netname changes to a differentnetname
1124369 ALLEGRO_EDITOR INTERACTIV       Sliding a shape using iy coordinate doesnot work indepedent of grid.
1124544 CONCEPT_HDL   CORE             About SearchHistory of find with SPB16.5
. F9 ~( _0 {4 T! R& ^1124570 APD           IMPORT_DATA      When importingStream adding the option to change the point
% e# q( X0 d+ h4 o2 w! K( P" [+ ]1125201 CONCEPT_HDL   CORE             Connectivityedits in NEW block not saved( lost) if block is created using block add
- x3 S3 P1 G9 P& _1125314 ALLEGRO_EDITOR INTERACTIV       Enved crash during setting of library paths inuser preference
" S2 T, a3 B, ~' f& o8 b7 D1125366 CONCEPT_HDL   CORE             DE-HDL crachESDuring Import Physical if CM is open on Linux
1125628 CONCEPT_HDL   CORE             Crash on doingsave hierarchy
1130555 APD           WIREBOND         Wirebond Import should connect to pinsof the die specified on the UI.
1131030 PSPICE        ENVIRONMENT      Unregistered iconof Simulation setting in taskbar
1131083 ALLEGRO_EDITOR INTERACTIV       Bug: 16.6 crash in changing the mode inFind filter window
1131226 ALLEGRO_EDITOR PLACEMENT        When Angle is set in design parameterswhile placement component is rotated but outline is not.
7 P' @; V! @8 f* K7 A1131567 CONCEPT_HDL   OTHER            Lower case valuesfor VHDL_MODE make genview use pin location to determen direction.
4 _8 i# C( k/ c: ~1131699 PSPICE        PROBE            Probe windowcrash on trying to view simulation message
1132457 CONCEPT_HDL   CORE             The schematicnever fully invokes and has connectivity errors.
  Q+ n; C- i1 r% {& y, k1132575 CONCEPT_HDL   CORE             2 pin_name weredisplayed and overlapped by spin command.
/ p" ]/ |$ c% I1 b1132698 ALLEGRO_EDITOR EDIT_ETCH        Slide Via with Segment option with newSlide command
1132964 ALLEGRO_EDITOR SHAPE            Same net "B&B via toshape" errors created when adding shape
1133677 CONCEPT_HDL   CORE             Cant delete norreset LOCATION prop in context of top
" Y, X  h1 |" c- I1133791 CONCEPT_HDL   CORE             Cant do textjustification on a single selected NOTE in Windows mode.
1134761 CONCEPT_HDL   CORE             Why does MousePointer/Tooltip display LOCATION instead of $LOCATION property
1135118 ALLEGRO_EDITOR INTERACTIV       Mirror and other editing commands aremissing for testpoint label text in general edit mode.
4 v" E! ~$ z( |1136420 CAPTURE       GENERAL          Registrationissue when CDSROOT has a space in its path
1136808 PSPICE        STABILITY        Pspice crashmarker server has quite unexpectedly
1136840 CAPTURE       SCHEMATICS       Enh: Alignment oftext placed on schematic page
1138586 ADW           MIGRATION        design migrationdoes not create complete ptf file for hierarchical designs
- G, J, Q4 O+ b1139376 CONCEPT_HDL   CORE             setting wirecolor to default creates new wire with higher thickness
. X, T) {6 [$ d% r1140819 APD           GRAPHICS         Bbvia does notretain temp highlight color on all layers when selected.
( n) U4 j1 _$ f; t9 [; T1141300 CONCEPT_HDL   CORE             DE HDL hier_writesave hierarchy log reports summarizes Successfully saved block x while blockwas skipped
- B5 {6 C9 E: T1 v! L/ J1141723 ADW           PURGE            purge commandcrashes with an MFC application failure message
% |; @* T; {/ W" k% E5 C( b1143448 CAPTURE       GENERAL          About copy &paste to Powerpoint from CIS
1143670 SIP_LAYOUT    OTHER            Cross Probingbetween SiP and DEHDL not working in 16.6 release
/ ]6 ?$ t7 r4 W5 p1143902 ALLEGRO_EDITOR DATABASE         when the shape is rotated 45 degreesthe void is moved.
1144990 PCB_LIBRARIAN CORE             PDV expand &collapse vector pins resizes symbol outline to maximum height
1145112 CONCEPT_HDL   CORE             Warning message:Connectivity MIGHT have changed
3 _: `2 y* P, Z& Y1145253 CONCEPT_HDL   CORE             Component Browseradds properties in upper case
9 C" O& l7 j% n5 Z- l" g1146386 ALLEGRO_EDITOR INTERACTIV       Place Replicate Create add Static shapewith Fillet shape
1146728 F2B           PACKAGERXL       DCF with upperand lower case values on parts causes pxl to fail
1146783 ALLEGRO_EDITOR INTERFACES       Highlighted component is missing fromexported IPF file.
1147326 CONCEPT_HDL   CORE             HDL crashes whentrying to reimport a block
6 Q( ]. e: H1 U, P2 J1148337 CAPTURE       ANNOTATE         Checking "refdes control" isnot giving the proper annotation result
1148633 SIP_LAYOUT    INTERACTIVE      Add "%"to the optical shrink option in the co-design die and compose symbol placementforms
& ?. t* b; C/ Y( b. P# J- O1149778 CAPTURE       SCHEMATICS       Rotation of pspice marker before placementis not appropriate
' }6 o! o( L% J3 T1149987 PCB_LIBRARIAN PTF_EDITOR       Save As pushingthe part name suffix into vendor_part_number value
1151748 ALLEGRO_EDITOR OTHER            If the pad and cline are the samewidth don't report a missing Dynamic Fillet.
1152206 CONCEPT_HDL   CORE             ROOM Propertyvalue changes when saving another Page
  F0 J( x6 t8 e) U1152755 CONCEPT_HDL   COPY_PROJECT     Copy projecthangs if library or design name has an underscore
1152769 PSPICE        ENCRYPTION       Unable to simulate Encrypted Models in16.6
1153308 ALLEGRO_EDITOR DRC_CONSTR       Creating Artwork Getting Warning"DRC is out of Date" even when DRC is up to date
1153893 F2B           DESIGNVARI       16.6 VariantEditor not supporting - in name
) n8 a8 e& y8 H0 `2 Z1154185 SIG_INTEGRITY SIGNOISE         Signoise didn'tdo the Rise edge time adjustment.
6 |9 c- P0 P. K. {5 a# p, f1154860 ALLEGRO_EDITOR MANUFACT         Double digit drill character overlapswith figures triangle, hexagon and octagon in NC drill legend
1155167 ALLEGRO_EDITOR EDIT_ETCH        Via structure placed in Create Fanouthas incorrect rotation.
1155728 CONCEPT_HDL   CORE             Unable to uprevpackaged 16.3 design in 16.5 due to memory
1155855 SCM           SCHGEN           A newlyuser-defined net property is not transferred from SCM to DEHDL in PreservedMode
* I7 y/ H) ~# l8 X# k! O% I4 d8 t8 I1156274 ALLEGRO_EDITOR INTERFACES       Exported Step file from Allegro is wrong
1156316 CONSTRAINT_MGR OTHER            Break in functionality whilecreation of pin-pairs under Xnet in Constraint Manager
3 b8 m' j0 E& ]$ E1156351 CONCEPT_HDL   CONSTRAINT_MGR   Loose members inPhysical Net Class between DEHDL and Allegro
1156547 ALLEGRO_EDITOR DRC_CONSTR       Etch Turn under SMD pin rule checkthrough pin Etch makes confused.
$ w1 ]8 s& z% D3 l+ `1156779 CONSTRAINT_MGR OTHER            Electrical Cset References in CM notworking correctly
. a4 W- i; p! U7 a7 Y1157167 ALLEGRO_EDITOR skill            axlPolyFromDB with ?line2poly isbroken
1158042 ALLEGRO_EDITOR DFA              DFA_DLG writes the dra file namein uppercase.
4 c8 p' {# N7 o4 X% d1158718 CONCEPT_HDL   CHECKPLUS        Customer couldnot get $PN property values on logical rule of CheckPlus16.6.
. G! _% U- s. O/ }1158970 ALLEGRO_EDITOR SCHEM_FTB        Changing LOCATION to $LOCATION in DEHDLdoes not update the .brd file
9 q) E+ T! A- T& D1158989 ALLEGRO_EDITOR INTERFACES       pdf_out -l creates a PDF
, Z$ X$ `$ G5 A/ Z1159285 APD           DXF_IF           DXF_OUT fails;some figures are not exported
1159432 ALLEGRO_EDITOR SHOW_ELEM        http:// in the Show Element in 166 donot have HTML link to open the Website
+ R9 g. y+ h, X6 s# p1159483 PCB_LIBRARIAN SETUP            part developercrashing with
1159516 ALLEGRO_EDITOR EDIT_ETCH        Unable to slide cline segment with newslide.
$ F# H; I. l: _7 e% W1159959 ALLEGRO_EDITOR GRAPHICS         3D viewer displays clines arcsincorrectly
1160004 SCM           UI               The RMB->Pastedoes not insert signal names.
+ {+ l" X& P9 z1160410 ALLEGRO_EDITOR DATABASE         Lock databse with View Lock option ismisleading
, R" p; K0 \8 {5 g" g$ v: i' g1160529 SCM           SCHGEN           Schematicgeneration stopped because the tool was unable to create an appropriateinternal symbol structure
1160537 SPIF          OTHER            Cannot start PCBRouter
1161363 ALLEGRO_EDITOR SYMBOL           Getting error SPMHGE-73 when tryingto mirror symbol
/ P( ?' F' n2 c9 M# q( j! b5 ~- x7 [1161781 CONSTRAINT_MGR CONCEPT_HDL      SigXp crash when selecting ECset indesign
; T+ _5 `, Z/ E1161896 ALLEGRO_EDITOR DRAFTING         Tolerance value added for Dimensionsis not working correctly (HF11-12)
1162193 SIP_LAYOUT    DIE_ABSTRACT_IF  shapes in diafile not linked to the die after edit co-design die
0 \0 q7 ^- p; c! T: c# {1162754 APD           VIA_STRUCTURE    Replace Via Structurecommand selecting dummy nets.