|
|
我的还是不行呢，好多的帖子都试过了，一直出现
) g0 J1 w& x. {' t$ Y" [Translating E:/SPB16.3/Allegro/temp/project/S713OBX_SUBFPC/11.asc.; _# z/ ]2 [8 ^0 o a
Using translator version @(#)$CDS: pads_in.exe v16-3-85D 11/3/2009 Copyr 2009 CADENCE DESIGN SYSTEMS.: {5 f* G1 v5 x5 |) X
Reading PADS ASCII file header./ H" M" P) o6 q/ @$ L: n* A7 J! H
Version = PowerPCB4.00 r F4 K2 d4 T" A% ]
Route Layers = 2
; J6 w6 m* p+ l% G' w Units = METRIC) ^* N4 ]3 g" |: T8 f
Hatch mode = Vertical / Horizontal
, t7 z+ Q% H9 R/ s Hatch grid = 0.100000, angle = 0.000000, anti-pad spacing = 0.000008( t7 |9 Y6 R7 F4 e$ M' r; W3 e! e
Initializing new database.5 i/ J8 _% V0 O7 k$ d1 Y
Creating layers.
8 G) ]; {: p8 D7 ]Reading PADS ASCII file body.( l6 _& U9 c! }$ g* b; r
*MISC*
8 m) C. j# G& _ L *MISC*
$ E$ B7 q& K& c0 LInformation: CSet 1_5_6 renamed to DEFAULT. \1 ^' d" a9 L+ f1 M# R9 w
8 m% Y* x, _4 Q7 K% P: L: G6 T
Warning: Allegro doesn't support default electrical CSets.
3 [4 b; y$ r, y/ T! N, V0 v" [ *MISC*
5 H9 a0 o! D+ X! P* I) ?- Q *MISC*
& x, A3 T, F% Z# `) z( t3 N *MISC*- r6 O# p6 m# e: W; E8 ]: D
LZ帮忙看一下什么问题呢？ |
|
[复制链接]
/1 
发表于 2013-8-14 09:46
楼主
