|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 dsws 于 2013-7-1 20:32 编辑
1 @7 b& \0 y! m. [; p% n; g8 t9 g
2 ^7 e) P4 m* ^$ t/ qDATE: HOTFIX VERSION: 012) I& Q( f4 W/ }& C
===================================================================================================================================! E8 @ Z: m% Q4 y6 Q3 \
CCRID PRODUCT PRODUCTLEVEL2 TITLE u4 W/ {5 u, @8 m( u' V
===================================================================================================================================
5 @1 G- Q8 `6 w+ ]" |1 q3 V7 A( i( {6 x914562 allegro_EDITOR GRAPHICS 3D viewer, PCB Symbol view in DRA needs to be same as in BRD' r0 O- P( O$ b) b1 T3 q: D* y
1120397 concept_HDL CREFER CreferHDL attempts to create missing vlog004u.sir files
. L) c0 c1 `8 x( D! {6 G7 M b1136449 ALLEGRO_EDITOR GRAPHICS about previous shape fill display
) e1 B( `3 Y- S5 j1145635 ALLEGRO_EDITOR SHAPE Auto Voding on the same net shapes with other parameter.7 n$ ]: |3 H" H% I+ L
1150334 ALLEGRO_EDITOR EDIT_ETCH AiDT deletes the clines and turns it back to PLAN line
Z- E ^9 R% R+ P# @2 I" D3 ]; K1151100 APD VIA_STRUCTURE Net filter not working in replace via structure command./ y! q, k/ {% F- H# n
1151126 APD VIA_STRUCTURE Getting "group is not appropriate at this time" message when using Temp Group.
~/ x& y& k2 ~% C1151458 GRE CORE GRE crashes on Plan Spatial3 e. ~5 p; E$ E6 F
1151932 F2B PACKAGERXL PXL error when case is wrong at differen levels in hierarchy
0 a: l* o. Z. _/ V0 w1152151 ALLEGRO_EDITOR INTERFACES dxf2a gives error [SPMHGE-268]$ s% ]" }% i3 E- Y6 t- }
1152475 Pspice SIMULATOR RPC server unavailable error while simulating the attached design
8 Q; W5 r9 E$ i/ t7 Y1152737 ALLEGRO_EDITOR skill dbids are removed because highlighted objects in setting the xprobe trigger* P$ I( |2 ?: C" V! k
1153006 ALLEGRO_EDITOR SKILL axlUIWPrint dose no work correctly in allegro PCB Editor 16.6.$ v% N& S7 D& k* E9 |! x- T5 y4 p! ` |
1153279 CONSTRAINT_MGR OTHER Netrev changing design accuracy from 3 to 2 dec places0 r2 d$ x( S2 K( k
1153461 SIP_LAYOUT DIE_EDITOR Regression problem in 16.6 ISR: Dia Abstract ECO is causing Die Editor Finish to fail
4 j+ H- \) T% D! C, v, }1154973 APD EDIT_ETCH Same Net "Line to Line" violation occurs even with "Allow DRC's" turned off.
. `3 o! w8 o) S1155227 ALLEGRO_EDITOR DRC_CONSTR via to shape check on the negative layer
" ^2 m6 q) E' z! \
) E! {* W g5 Q! r' L D7 t
2 m% ]0 ~" ~7 @" J) G k! @http://pan.baidu.com/share/link? ... 0&uk=3826038294' V6 z0 I3 h5 W a
% u" _7 w4 e( U9 S1 F" o! z9 U% v# j1 |8 i
; O' ?5 C4 O7 z6 `' B8 `/ l- ^ |
|
[复制链接]
/1 
发表于 2013-7-1 12:00
收藏
淘帖
支持！
反对！
