|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
更新内容及模块：- c2 O& j% y9 V
DATE: 06-14-2013 HOTFIX VERSION: 0110 t3 K1 k: K2 H4 w! M# G5 C
===================================================================================================================================6 i0 w+ R5 Y7 p! j" X
CCRID PRODUCT PRODUCTLEVEL2 TITLE' D) T2 n- d- E3 T" r3 V
===================================================================================================================================
* ~# B3 `1 W* ]/ }" T6 P982306 concept_HDL OTHER When plotting a PDF publisher output the page coming out half inch bigger in pdf2 \6 z* x- r, T+ n" b
1055338 SIP_LAYOUT DRC_CONSTRAINTS Soldermask to Via drcs on bondfingers
2 y1 D, j" ?( W. O/ V* I* Y1093375 allegro_EDITOR PLACEMENT Align Module with Zero spacing value space the modules further away the modules should be nearer
w& z; S6 R' E; S1103201 RF_PCB FE_IFF_IMPORT Wrong permissions to map file during IFF import+ U& e$ z# Z: I# ]6 i1 u
1106900 CONCEPT_HDL COMP_BROWSER Component Browser performance utility should honor CPM directives for include and exclude PPT* ]1 ]2 Q6 a7 t5 T0 Z& T
1110178 ALLEGRO_EDITOR EDIT_ETCH Line Width Retention should be controlled via setting' j9 G& V& a8 y7 \4 _) S0 { i
1110323 APD DXF_IF DXF out is offsetting square discrete pads.
* m( P. z; D7 A1123581 ALLEGRO_EDITOR MANUFACT Dimension Line gets changed on board9 n+ j6 x: V& Q7 Q* V I& O
1134083 CONCEPT_HDL OTHER Published PDF file's hyperlinks do not work fine when user use double digits partitions for page Border.
* a4 T& v! R* f6 D( ?9 I1139338 ALLEGRO_EDITOR DRC_CONSTR The total etch length does not seem to work for Xnets after setting the variable "retain_electrical_constraints_on_nets"
1 w2 K( \) h; F/ l0 \6 s$ f+ b: O% \3 c1139361 ALLEGRO_EDITOR DRAFTING Angular dimension tolerance is incorrect when plus minus tolerances are equal.
. T, |2 V/ o$ a3 I1 O8 r) l8 N% F1141882 ALLEGRO_EDITOR EDIT_ETCH Allegro Crashes during diffpair slide
6 A7 o, g. H Y' x7 u* c1142876 ALLEGRO_EDITOR SHAPE No DRC error when airgap between place bounds exactly zero% S* E8 b7 h: a1 h$ ?
1145235 CONCEPT_HDL CONSTRAINT_MGR DEHDL CM gives error when trying to launch SigXP
U8 `5 W; X, B f! a1145243 ALLEGRO_EDITOR NC Duplicate drills found in the NC Drill output: E; f Y- V1 a# g# `
1145260 SIP_LAYOUT DIE_EDITOR Enable "Copy" in die editor8 O- W& G/ S: y) i
1145284 CONCEPT_HDL CORE Publish PDF crashes DE HDL' h+ ^) v0 a9 J e* l2 n5 I
1145333 ALLEGRO_EDITOR SHAPE SHAPE boundary may not cross itself. Error cannot be fixed.
3 k8 h* R2 D$ F- i1145856 ALLEGRO_EDITOR DRC_CONSTR DRC Line to Thru Pin appear while Fillet be added
4 k7 D, i8 M$ _! x% C1146287 PCB_LIBRARIAN CORE PDV expand pins and change origin sets coordinates for few pins wrong and places pins on top of each other after collaps; ]4 R8 {$ S+ s: K) e
1146865 ALLEGRO_EDITOR DATABASE Allegro crashes when trying to place mechanical symbol- b4 k; E V, ]7 K
1148513 ALLEGRO_EDITOR OTHER Importing a subdrawing file causes incorrect net name assignment.
: y# x7 \$ X: W) x" J s1148734 CONCEPT_HDL OTHER Logical Symbol Text is turned upside down after extracting PDF by Publish PDF
3 L% A4 k/ Y3 ~$ G2 k1149025 ALLEGRO_EDITOR INTERFACES IPC-2581 imports cross-hatched shapes as solid
( `, G! z/ t/ K; V, t- L1149948 APD OTHER Stream_out hangs on this design -- hang processing merge of overlapping shapes using poly_deletecolinear_only()
" Y1 L2 M l$ c1150274 CONCEPT_HDL CORE Uprev from 16.3 to 16.6 is not preserving RefDes
+ T- l' u6 K9 L& i1 S+ L1151450 SIP_LAYOUT DXF_IF DXF export from CDNSIP missing symbols
# @- b( O+ ~3 d" \* Z4 l! e% n' Q7 K% U& y5 `5 S
( b1 y7 H+ s7 Z$ c
下载链接：6 k5 t1 l- i+ W# u
http://pan.baidu.com/share/link? ... 5&uk=38260382945 z! q( H6 z* R( R$ C! C$ D3 \+ s9 [
|
评分
-
查看全部评分
|
/1 
发表于 2013-6-16 15:39
收藏
淘帖
支持！
反对！
期待16.7.。。。。。。。。
