|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
更新内容及模块：
- ?* L q$ `. r* B( FDATE: 06-14-2013 HOTFIX VERSION: 011& @; C% z9 z6 _1 q
===================================================================================================================================
& q. d& Q3 \8 ?4 N( yCCRID PRODUCT PRODUCTLEVEL2 TITLE
! Z, B! N+ P1 f' q6 u# q===================================================================================================================================# i9 A1 n& d: J, E7 m+ B
982306 concept_HDL OTHER When plotting a PDF publisher output the page coming out half inch bigger in pdf+ T7 R& z. V/ y- \: T5 v
1055338 SIP_LAYOUT DRC_CONSTRAINTS Soldermask to Via drcs on bondfingers8 b. F4 B6 x; h! y& F
1093375 allegro_EDITOR PLACEMENT Align Module with Zero spacing value space the modules further away the modules should be nearer
7 G5 m% ^. D b3 w! ?1103201 RF_PCB FE_IFF_IMPORT Wrong permissions to map file during IFF import
* U9 t8 g' |/ T. V, e. f" w1106900 CONCEPT_HDL COMP_BROWSER Component Browser performance utility should honor CPM directives for include and exclude PPT1 n: ~/ p; Y- j4 Z9 [, s5 U
1110178 ALLEGRO_EDITOR EDIT_ETCH Line Width Retention should be controlled via setting
, v L: h: ]- Y# k1110323 APD DXF_IF DXF out is offsetting square discrete pads.+ ?8 b6 T- T9 j: w- ^
1123581 ALLEGRO_EDITOR MANUFACT Dimension Line gets changed on board
8 E2 H6 o4 p- x6 H0 `! \8 ?) P6 P1134083 CONCEPT_HDL OTHER Published PDF file's hyperlinks do not work fine when user use double digits partitions for page Border.. g9 F5 @* g$ ?7 a
1139338 ALLEGRO_EDITOR DRC_CONSTR The total etch length does not seem to work for Xnets after setting the variable "retain_electrical_constraints_on_nets"4 ?$ C# E# E( ]: O% ^
1139361 ALLEGRO_EDITOR DRAFTING Angular dimension tolerance is incorrect when plus minus tolerances are equal.
2 E. K7 [* q3 O! o( T) F9 W1141882 ALLEGRO_EDITOR EDIT_ETCH Allegro Crashes during diffpair slide& z7 J# b# ]' d, r: P
1142876 ALLEGRO_EDITOR SHAPE No DRC error when airgap between place bounds exactly zero
8 e) z# D+ [/ g" N) z1145235 CONCEPT_HDL CONSTRAINT_MGR DEHDL CM gives error when trying to launch SigXP0 S" D6 c( ~6 J$ n0 r1 W
1145243 ALLEGRO_EDITOR NC Duplicate drills found in the NC Drill output# B, e& p5 M' J3 t
1145260 SIP_LAYOUT DIE_EDITOR Enable "Copy" in die editor
( P+ j! Z/ ?+ \% M/ q( V1145284 CONCEPT_HDL CORE Publish PDF crashes DE HDL
* p3 P/ j% w, @. b/ U8 p1145333 ALLEGRO_EDITOR SHAPE SHAPE boundary may not cross itself. Error cannot be fixed.+ ]( U" T7 |- y/ r/ i* y4 x
1145856 ALLEGRO_EDITOR DRC_CONSTR DRC Line to Thru Pin appear while Fillet be added
9 H9 a1 Y4 N3 a- ]8 {( m1146287 PCB_LIBRARIAN CORE PDV expand pins and change origin sets coordinates for few pins wrong and places pins on top of each other after collaps% p/ a5 {/ M% S. ?5 A
1146865 ALLEGRO_EDITOR DATABASE Allegro crashes when trying to place mechanical symbol
' \" s4 n, K f" D1148513 ALLEGRO_EDITOR OTHER Importing a subdrawing file causes incorrect net name assignment.0 E, u8 I" }4 g9 C5 Y9 v, W
1148734 CONCEPT_HDL OTHER Logical Symbol Text is turned upside down after extracting PDF by Publish PDF
+ R, z; w* }8 j% ?1149025 ALLEGRO_EDITOR INTERFACES IPC-2581 imports cross-hatched shapes as solid
1 l/ K" d: m3 @0 N- \3 [' j+ ~! B1149948 APD OTHER Stream_out hangs on this design -- hang processing merge of overlapping shapes using poly_deletecolinear_only()
) P( |6 g% j( V1150274 CONCEPT_HDL CORE Uprev from 16.3 to 16.6 is not preserving RefDes
1 t' K# a# g' F1151450 SIP_LAYOUT DXF_IF DXF export from CDNSIP missing symbols
" A, g; r9 C6 V' r* k/ X7 U! d- s$ z2 k4 k
# c6 h7 ]$ n" A1 h! t3 o/ Z' F下载链接：
" l4 D% q- r0 O0 t* Rhttp://pan.baidu.com/share/link? ... 5&uk=3826038294
6 u3 q- g/ n- F& |% J |
评分
-
查看全部评分
|
/1 
发表于 2013-6-16 15:39
收藏
淘帖
支持！
反对！
期待16.7.。。。。。。。。
