|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
cadence SPB16.6已经推出,需要的朋友可以点击下面的链接下载:
) q+ d1 e. q6 ?dl.vmall.com/c0pxuzug1s# x; R# t2 n" E9 h' G
里面有补丁Hotfix_SPB16.60.001_wint_1of1.exe
4 q: |; g8 T( p% k. r3 ^' C
* g) X4 T7 ]% q7 O8 y8 DDATE: 03-7-2013 HOTFIX VERSION: 005
7 L# T3 O$ r: j===================================================================================================================================
i0 f; Q8 c2 v* E" GCCRID PRODUCT PRODUCTLEVEL2 TITLE+ U0 s8 ^. ~2 u/ N/ z/ r
===================================================================================================================================' u, X9 E E1 _* \& j
1067770 IXCOM-COMPILE COVERAGE Assertion failed: file ../covToggleCoverageXform.cpp, line 1102
) \$ W' `8 d' _" v- Y0 m1100442 allegro_EDITOR PLACEMENT Placement queue shows components whichs are already placed' c/ I) H) I# \! b8 }
1101555 ALLEGRO_EDITOR DATABASE Allegro Crash frequently
2 h9 L. e/ `) l( @4 {1 p$ G$ e" V1104011 ALLEGRO_EDITOR DATABASE Place replicate move group of a modules leaves traces behind
8 \) ]2 J. r4 \8 q' ]1104065 SCM NETLISTER SCM 16.6 has problem generating Verilog with existing sym_1 view
: R; e+ d8 c1 i: U1104605 F2B PACKAGERXL Pins of function swapped part in block not displayed
, O7 P! R% o) U- i! F" t1104790 SCM IMPORTS Corrupt data once SiP file is imported into SCM
- P$ c( O/ I1 b2 h% ^1105066 APD IMPORT_DATA Import NA2 worked in 16.5 "035" but fails in 037 and 16.6
3 C, C4 y( _* p1 Q9 e0 O; B, W4 m0 ~1106323 ALLEGRO_EDITOR PLACEMENT Unable to locate specific placed symbol on this board as it becomes invisible after placement.
# @. ~5 S2 V: V/ x; c1108032 concept_HDL CORE 'Find' option does not list all Components in the Design
" @5 q$ a7 G% V" m4 `1109080 ALLEGRO_EDITOR OTHER Window DRC is not working in orcad PCB Editor Professional |
|