|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
cadence SPB16.6已经推出，需要的朋友可以点击下面的链接下载：
2 U/ U3 R4 J. \( Y' ]( l% A0 A9 N) Z
, k" L! Z3 \: Q2 K. ?下载地址：http://dl.vmall.com/c0eqmqz0e3
* \4 P' S) Y) C& F% M
# ?- y6 M( k, g6 O' t+ W4 v
5 b" Q# O4 [" T v2 L# q/ K7 P9 B. {9 d% ^3 W3 |
Cadence SPB16.6 SuperHotfix003发布，具体修复问题如下：
0 C6 |! K* Y) R9 r9 e4 B. ^7 k: cDATE: 02-8-2013 HOTFIX VERSION: 003
1 E. v! w; }: G===================================================================================================================================: _6 I: B$ g6 O1 @: Z% \# U* I1 e; d. [
CCRID PRODUCT PRODUCTLEVEL2 TITLE
0 c( |/ d2 H3 t! d4 m===================================================================================================================================7 J! {- r# @/ i
1077728 APD EXTRACT Extracta.exe generate the incorrect result
w" L k, w) D4 \1084711 APD DXF_IF padstacks with offsets cause violations in Export > DXF- F; U/ ~0 H; V
1090369 SIG_INTEGRITY LICENSING Impedance value not updating in orcad PCB Designer
. h7 L4 K9 Z0 {1093050 allegro_EDITOR DRC_CONSTR Taper trace on diff pairs not checking to min line spacing.' }, }7 y) |( Z4 U8 N6 R
1093563 SPECCTRA ROUTE PCB Router crashes with reduce_padstack set to on- t9 `# _& b) ?
1093717 APD DATABASE Design is crashing in Tools > Update DRC and in Dbcheck but seems inconsistent" C* O0 ]7 Y3 i+ E8 C9 ^0 t
1094788 SIP_LAYOUT WIREBOND Wirebond edit move command) v6 c( } ^% F/ }: {+ ^& N! C
1095786 ALLEGRO_EDITOR DRC_TIMING_CHK Allegro PCB crashes when running DBDoctor
+ |9 b! h Q( ^/ v- V' _; s2 v8 ^; E; O1096234 ALLEGRO_EDITOR DFA Via pad connected to shape did not show up after suppress unconnected pads option.
% j4 N5 W) E0 i. j& N0 A- d1096313 RF_PCB LIB_TRANSLATOR Allegro Discrete Library to Agilent ADS Translator offsets in the CDNSsymbo.iff
. f( R7 R0 G+ V: M2 T; C1096613 ALLEGRO_EDITOR INTERACTIV Enh-While moving parts silk ref des should remain visible
M- ]. Z% }* k ^( F1096676 concept_HDL CORE SPB 16.5 HF36 breaks designs that workded fine in HF351 N% I6 c. S4 \5 Y9 d+ j% n
1096913 APD IMPORT_DATA Import > NA2 fails to bring in the Y1 component.
& W. ?1 u* L: M; @, R: x9 {% \( h1097751 ALLEGRO_EDITOR DATABASE Import CIS netlist crashes.2 ]( V/ u* X) }$ `& b# }
1097889 ALLEGRO_EDITOR DRC_TIMING_CHK Allegro crashes when routing from a via to a pin using High Speed option license.
& c; T9 C% Q! G4 H+ w) w |
|
[复制链接]
/1 
发表于 2013-2-24 21:46
收藏
淘帖
支持！
反对！
