找回密码
 注册
关于网站域名变更的通知
查看: 6154|回复: 13
打印 上一主题 下一主题

[仿真讨论] 剧透:DesignCon2013的获奖论文

  [复制链接]

该用户从未签到

跳转到指定楼层
1#
发表于 2013-1-25 04:47 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您登录!

您需要 登录 才可以下载或查看,没有帐号?注册

x
1. A reusable generic platform for validation and characterization of high speed mixed signal designs1 G& I- n0 k. c1 ?6 _; m
$ G' ~8 T9 {0 _2 |7 s( T
2. A rapid prototyping of FPGA-Based duobinary transmitter/receiver for high speed electrical backplane transmission. U$ x: j% \) o: u# Z$ U2 e; T

3 j0 d3 V& t7 x2 W3. channel to channel crosstalk behavior and design optimization for ddr4 memory buses
$ I% o1 r6 F" [2 P" Q9 ^% f( u$ v: K% K, J8 O
4. signal and power integrity(SPI) co-analysis for high speed communication channels
: c; c# _  V+ v; Z5 N% b) n/ C
6 z# h) _0 U& v* w2 Y5. innovative PDN design guidelines for practical high-layer-count pcbs
# o4 ]! Q. B  b& N8 K5 t) h4 l# a" ?& u
6. Time domain and statistical model development,correlation,and analysis methods for high speed SerDes
; f7 p5 b$ l% S) J% Q2 E* j$ d0 m: t+ M  \1 n3 Q& P, s
7. applying microwave techiques to digital systems: a simple case study7 Z* c. ^- E) f+ k

2 S9 b3 |5 \) `% T; r8. high throughput,hign-sensitivity measurement of power supply-induced bounded,uncorrelated jitter in time,frequency,and statistical domains& r! C9 [, p( n- v( r% y7 [
& Z% K/ e. X( ~2 o" y
9. beyond 25Gbps:a study of NRZ and multi-level modulation in alternative backplane architectures  U* B  k9 r. N+ O
  W9 w+ k- H) u
10. Memory inteRFace on-chip PDN noise Charachterization,modeling and its impact on timing' q3 h! z. w! @! E9 G- C
9 k" O" B. x" i( }& m8 I
11. Enabling DFT logic and timing verification in mixed signal designs
7 @) e: O: h: B
8 Y9 g5 o3 c% Z3 S  z" Y0 r9 y$ Z12. analytic solutions for periodically loaded transmission line modeling) h2 J, o; Q' R! F+ D) w
8 ?: ]; q7 L4 S5 F) h
13. power-signal co-integrity design for multi-Gbps low-power DDR3 mobile platforms
6 Z( }' I4 Q) a0 C& T/ ^6 m. Z8 U; |1 y! c# g$ C' d
14. power/Ground bump optimization technique on early design stage$ l+ h) V& R4 C5 A
* P. s" O4 |' x- O
15. DDR memory channel design from passive stub eqalizer perspective ( |$ r9 f( T- ^' ~+ R0 v, I* S

) \* Z& B/ l) n5 r( }16. using power aware IBIS v5.0 behavioral IO models to simulate simultaneous Switching Noise: }  O3 c! k% s* D  z9 _

, m" q9 L+ h) Y9 b9 J) _17. validating EMC simulation by measurement in  reverberation chamber+ q- S+ Z9 i" \2 c8 f

% H' m" q- S' T7 z/ O6 d- t0 x/ P; N18. 3D interposer design and electrical performance study
4 v5 E. ~: R* c1 c3 `& ?1 Q- c
! v0 W. r( D( D  _% X7 r0 H8 i& S$ [19. Dramatic noise reduction using guard traces with optimized shorting vias& W' a. ^. C; [' }4 d$ E
- f  h+ n5 p% B. ]7 _7 [
20. effects of ground via asymmetry on mode conversion for high speed differential signals
8 n* B  [! ]( F, ^/ q
  K* O" a) m8 y4 p% e21. design and analysis of a high-speed parallel interface for coded differential signaling2 [! x- T3 A0 N
+ N0 E/ ^* _5 P6 w1 R3 ^
22. measurement-based simulation:increasing IBIS-AMI model Accuracy with Data from lab measurements
4 [. d$ D5 \, q. U0 ?8 P- S0 B2 Y) [
! h$ J! p" I" t; N& \7 }23. accurate receiver clock positioning in high speed parallel buses
9 ?5 c9 [- V& @' G+ {' K/ D$ v9 U9 ^) ]  `6 c* R
24. partial response and noise predictive maximum likelihood(PRML/NPML) Equalization and Detection for high speed serial link systems) L* I- H8 B. f) E# _" R7 ], A

9 f+ L7 o9 c* R25. Which one is better?comparing options to describe frequency dependent losses# w" Q* m/ r0 e+ W

, n  Y; D2 D) F3 _1 A2 m26. a reverse nyquist approach to understanding the importance of low frequency information in scattering matrices
3 h( X$ T) b5 j: @+ l, i6 u# I2 n
27. Terabit/s packaging design for testing of high speed IC transceivers ' t0 W1 N2 w: _; h, k# x

, G- u9 J5 H% b+ h2 M$ J28. Channel operating margin(COM):evolution of channel specification for 25Gbps and beyond
% R0 L# h% }$ v5 R- D
. n7 R1 ^6 A  J(7楼继续。。。)6 V. E0 J# t4 O0 O; @4 B. W; l9 R; b

+ V* C+ u- B( ~0 X: f. C5 Q/ U! U8 m+ H3 J- Q1 f9 \# ?6 X+ Y7 r
% ?# W  @+ `& p3 I! b

) y' c1 j, s% E+ i7 I0 o& z$ F; ~( W' l/ B3 z

# e' t7 p, d6 ^9 [1 f/ L* q2 N, J

该用户从未签到

2#
发表于 2013-1-30 00:44 | 只看该作者
很好的题目  能看个详细的就好了

该用户从未签到

3#
发表于 2013-2-1 16:19 | 只看该作者
看到这些感到学无止境啊,叹自己懂得太少

该用户从未签到

4#
发表于 2013-2-3 21:28 | 只看该作者
如何下载这些论文?

该用户从未签到

5#
发表于 2013-2-12 21:34 | 只看该作者
本帖最后由 Allen 于 2013-2-25 16:12 编辑   N% O; _) s- ?4 j

. P6 J( n: y5 I共享其中几篇SPI方向的文章:
- h. q/ x$ }$ U" Z0 w- l
1 u3 O' [4 L$ `. s9 }/ K7 q; W5 T3、Channel to Channel Crosstalk Behavior and Design Optimization for DDR4 Signaling  _8 f1 i2 W" N
4、signal and power integrity(SPI) co-analysis for high speed communication channels
% _$ j( P! x' u/ f5、innovative PDN design guidelines for practical high-layer-count pcbs& V* f8 d1 W" _& P" w# x, \, n
9、beyond 25Gbps:a study of NRZ and multi-level modulation in alternative backplane architectures

6-TA2_Paper_ChannelToChannelCrosstalkBehavior.pdf

1.28 MB, 下载次数: 164, 下载积分: 威望 -5

8-TA2_Paper_SignalAndPowerIntegrityCoanalysis.pdf

4.43 MB, 下载次数: 138, 下载积分: 威望 -5

11-TA2_Paper_InnovativePDNDesignGuidelinesfor.pdf

1.7 MB, 下载次数: 139, 下载积分: 威望 -5

8-TP5_Paper_Beyond 25 Gbps A Study.pdf

2.23 MB, 下载次数: 455, 下载积分: 威望 -5

该用户从未签到

6#
发表于 2013-2-16 11:34 | 只看该作者
非常感谢分享,那里能下载到论文,每年这个时候就期待。

该用户从未签到

7#
 楼主| 发表于 2013-2-16 11:56 | 只看该作者

获奖论文在各公司的分布情况

本帖最后由 stupid 于 2013-2-16 14:49 编辑
& _5 j$ J9 `9 m
. O" X2 R5 d$ k1. A reusable generic platform for validation and characterization of high speed mixed signal designs) y0 k# w- D; R9 @
4 ]! L9 ~% B: n. ]6 t
Rambus 出品。
: i' Q6 l# E* w3 r! d9 W, @4 h! H: G( z- c1 j: b6 ~8 S
2. A rapid prototyping of FPGA-Based duobinary transmitter/receiver for high speed electrical backplane transmission
  q2 t, T  Q- k- X8 Q' p8 y
/ `7 Z- U# d. \' M& j宾大和Agilent联手,Agilent方面是Mike Resso.) {+ l' N$ x' ~1 s& N
2 J9 A& ]* E' K3 m6 X& M1 j: E
3. channel to channel crosstalk behavior and design optimization for ddr4 memory buses
, @* b( T. |8 T. o5 C, y
$ G: X1 A) H+ Y4 WIntel,Xiang Li,DDR4连接器规范的制定者。
$ o/ a7 L/ i1 b, V( x& U6 _" H# I8 e, v
4. signal and power integrity(SPI) co-analysis for high speed communication channels  y; d( w5 v& Y/ W! B& G; [

+ N, b5 h; R0 U& c/ }. E# k4 J8 r" U; |IBM美德研发中心联手。
6 z$ {8 s+ N; E. b1 N' q
3 p$ a( L; K2 s( f* G5. innovative PDN design guidelines for practical high-layer-count pcbs
* d8 U- X- j5 D8 _$ }) p3 ^  B7 q0 M( ?
作者主要来自密苏里理工,其中Siming Pan 和Jun Fan都来自清华,后都就读于密苏里,俩人貌似有师生之谊。
3 U  j" y& P: }8 n3 u
& k/ D' h! L/ _6. Time domain and statistical model development,correlation,and analysis methods for high speed SerDes
/ d: i2 [  S- b. j3 j3 _; L. Q, A; g/ c  `7 I# N# r3 _6 x
LSI和Agilent联合,Agilent是Fangyi  Rao。
9 ^3 S4 [0 g$ {2 m2 z7 D& W9 }/ I0 E, }1 l2 p. d
7. applying microwave techiques to digital systems: a simple case study
, K6 f2 B- g4 Y- j* F/ D" A9 i6 ?+ y5 b6 v/ X8 Y0 }, T
Cray、SiSoft联合出品。
* W' R& d7 R" X
9 M) _- Q$ V$ Z8. high throughput,hign-sensitivity measurement of power supply-induced bounded,uncorrelated jitter in time,frequency,and statistical domains- m- m9 \) J: W. j6 ?% \1 {

  z" D. I- R+ y; n. W$ {% jAltera出品,3个作者都是亚裔,其中大家熟悉的Daniel Chow,以及一位疑似华人Shishuang Sun。9 D$ G' x+ v; a
0 J2 @6 ^. d- h$ L' i- e
9. beyond 25Gbps:a study of NRZ and multi-level modulation in alternative backplane architectures
" b+ c" y, a" C+ ~0 m  v* e3 [8 \/ x; \( u
LSI、TE联合出品* p& V* t3 e& t

7 L" W- {6 y  j/ k8 t10. Memory interface on-chip PDN noise Charachterization,modeling and its impact on timing
$ o: F( D8 Z  Y1 q0 Z3 W. b+ ~7 o2 V7 ^) F$ r$ Q/ T# m
Altera出品,9位作者。  ], ~9 G) |% z& m3 v

5 E. K. L1 O8 K. C/ W+ d& t, V11. Enabling DFT logic and timing verification in mixed signal designs
  Q& [& o* r4 N1 M9 ?$ A/ N3 r5 q% w( o6 ?
Rambus和Synopsys联合出品。5 w% l) b1 v/ ^

# S: W3 i; s* W$ s12. analytic solutions for periodically loaded transmission line modeling
, a& C# m* L& M2 E: x
5 \3 a' K1 J) dIntel 和 Ansys 联合出品。- B" I- F% j% h
( ^; e; z; u% Z6 H) f7 K: h$ n; n
13. power-signal co-integrity design for multi-Gbps low-power DDR3 mobile platforms7 n; s7 }. b) V$ @

3 }4 y, @% y# o( l7 |6 kSamsung出品,目前似乎还没有用LPDDR3的手机,但是毫无疑问,这将会很快成为智能手机的标配。
) a: g; I1 ~6 K: _: K/ u- m4 C# v. j" K! n9 d9 F
14. power/Ground bump optimization technique on early design stage( ~. s  y/ H$ \8 ~7 j; w

: D5 J9 {- G: [) J" DSmasung出品。
- Y7 h+ w# H& ^7 q  J; F) P4 D% {  E  T' k5 I7 U2 `8 Z: H# ]  j9 \8 X* R
15. DDR memory channel design from passive stub eqalizer perspective # K6 n7 {, Q8 ?2 `
; z; x! k4 ~2 G: D% f
Intel,貌似1位华人 Qin Li。
' b9 f) ?( y! Z. s" ]7 l
& l. }- {5 I$ L" z16. using power aware IBIS v5.0 behavioral IO models to simulate simultaneous Switching Noise
9 q/ H  [8 T- ^
6 G- t4 o% Q) r# q' UXilinx 和 Cadence出品,非常有用的SSN仿真文章。
  \/ D$ c9 L" r8 L! E! ~8 |. _) G
17. validating EMC simulation by measurement in  reverberation chamber
( [, q: r2 j( w, i2 o
! V, H, X. Q9 S# V. H# Q; M1 g来自Cisco,作者中有4位华人,3位来自思科中国研发中心,分别是Xiaoxia Zhou,Hongmei Fan,Jinghan Yu: L/ v0 Y: v, t4 M' O
/ c1 h" \+ ^) S# ?* }
18. 3D interposer design and electrical performance study
2 i9 @; @0 H/ O! s& H9 \+ o$ H0 n+ }9 u6 B  I1 E( A' K
Rambus 联合出品。/ D$ B: q4 \" X9 @. W
! `1 z: p1 m- ?  j/ O+ k
19. Dramatic noise reduction using guard traces with optimized shorting vias
/ N4 A8 G* k- G$ y& Z( `$ ^( `+ i0 \& H  u/ a. ^0 @
Eric  Bogatin和Lambert Simonovich联手' i- u3 N- k+ k( e$ {& G

0 g6 n' v9 c! p7 k/ e20. effects of ground via asymmetry on mode conversion for high speed differential signals) O2 {1 B" Y6 G$ R2 J

% B" b9 U: y/ h3 `) [IBM独家出品。  M) F: H( a# ^' R

1 u, b! b1 s7 z21. design and analysis of a high-speed parallel interface for 16Gbps coded differential signaling
/ ]0 p1 |# o: _* O# x0 c  M' H3 Z. d* n8 n2 ?
Rambus、Samsung联合出品。
- U" h3 K( n: f6 J8 `* }, y
1 }5 G7 y# c  p+ _% r: n+ `22. measurement-based simulation:increasing IBIS-AMI model Accuracy with Data from lab measurements
+ K: d& \3 z# s4 @* F& i7 _2 c9 _- _+ b; F) A% [
SiSoft、Ericsson联合出品。' r) ]& R  B% d; T1 Q

) C# i' n; s& U$ G; i  _0 ~- k6 U23. accurate receiver clock positioning in high speed parallel buses ! F( E2 L) ^* r8 k6 m, G% ^0 ^" q
' y7 O/ T# h6 R8 u' Z; I6 D
Rambus、Altera、xilinx、Qualcomm 联合出品。) ?5 t: Y/ D" W( z9 M& L* g

$ @0 ]- l9 o6 {% a24. partial response and noise predictive maximum likelihood(PRML/NPML) Equalization and Detection for high speed serial link systems) p  e- P4 K3 ^8 v

# k" `" z* D) R  ~9 ]& N, R1 QLSI出品,3作者中有一个中国人,Cathy Ye Liu,1995年清华毕业,后去了美国。, T  X2 D; }* ^" ]( O  Q9 u" p
0 ~9 O$ n/ V1 U% p9 ]# p6 D
25. Which one is better?comparing options to describe frequency dependent losses: [/ `0 }- O& e/ [9 p

' [1 O" V" d6 X0 z: Y; NEric Bogatin联合CCN,Simberian出品。& \. U$ ~5 @- k2 s1 g( y& @

: N8 p8 G0 i# f8 @26. a reverse nyquist approach to understanding the importance of low frequency information in scattering matrices
* U0 A7 t6 c" c' y: J5 X6 p5 T# c% F, L2 U: F( z
Ansys出品! b) w9 z4 L6 ^

+ I, ^$ x7 R+ F; l: u5 z' ^4 T27. Terabit/s packaging design for testing of high speed IC transceivers
2 E7 u; ~+ `! Y  K* E; A, Q
3 l# O. Z" d- W% |出自鼎鼎大名的IBM T.J.Watson Research Center,Xiaoxiong Gu是众多作者中的一位。7 d0 [  s6 W% U( s0 @$ {% m' H
2 }! G' ~, i0 x- r* r) I
28. Channel operating margin(COM):evolution of channel specification for 25Gbps and beyond
' L8 V6 f) ]4 C( y  V. g
! i( s8 W8 e7 q& BIntel、Altera联合出品,Mike Peng Li出手啦。
  M: Q* ^  T1 g5 M2 X, z1 A& _7 c, ^
从今年DesignCon的获奖论文看,Rambus依然是论文大户,共有5片论文获奖,其中4篇是和别人合作。Intel 4篇,2篇与人合作。Altera 4篇。IBM独自贡献了3篇。 Samsung 3篇,一篇和Rambus联合,跟最近整个三爽的势头一样,表现的很猛。LSI 3篇。Agilent、xilinx、Sisoft都是2篇。多产的Bogatin博士,也是2篇。仿真大户Ansys这次只收获了1篇。 整机厂商,如Cisco、Cray、Ericsson则均收获了一篇。0 I5 |+ }% h5 v4 O
+ z; H  J: f+ H9 i* p
密苏里理工表现优秀,乔治亚理工则没有收获。/ F" A/ k/ g' R% S

' N' o' ~, L. z' Z6 d* P4 [1 J国内SI的领头羊,华为亦有论文宣讲,但未中奖。另外Qualcomm的有线部门开始发力,他们目前的重心应该在10G 以太网上。
9 e( y: P/ o1 A/ ?
" Y- S! @' O- W4 n$ m, Y% M2 V& C另外,几乎每篇获奖论文的作者都有一个华裔,从侧面反映出来中国人苦逼,到哪儿都是做民工的命,呵呵……
4 u. b8 }; ~; n. r/ U  E6 p# N

该用户从未签到

8#
发表于 2013-2-16 15:39 | 只看该作者
分析的好,慢慢看吧。

该用户从未签到

9#
发表于 2013-2-21 15:19 | 只看该作者
只能看名字,还是顶一个

该用户从未签到

10#
发表于 2013-3-31 11:16 | 只看该作者
学习下,楼主V5

该用户从未签到

12#
发表于 2017-3-21 05:51 | 只看该作者
想下载,不知道哪里能下到这些有用的文章

点评

本论坛就有下啊  详情 回复 发表于 2017-3-21 08:38

该用户从未签到

13#
 楼主| 发表于 2017-3-21 08:38 | 只看该作者
chenqianwjkx 发表于 2017-3-21 05:51
( x$ W. X+ U/ o& P想下载,不知道哪里能下到这些有用的文章

$ t/ a/ ]. X, w5 O) J; d( r本论坛就有下啊

该用户从未签到

14#
发表于 2017-3-23 11:19 | 只看该作者
技术无止境,慢慢看
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

推荐内容上一条 /1 下一条

EDA365公众号

关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

GMT+8, 2025-8-11 17:40 , Processed in 0.140625 second(s), 31 queries , Gzip On.

深圳市墨知创新科技有限公司

地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

快速回复 返回顶部 返回列表