Hotfix_$PB16.50.013

yulizi

http://kuai.xunlei.com/d/DGOHIFKLICUP
: U# [1 _( u5 G! N$ U1 H

DATE: 12-16-2011   HOTFIX VERSION: 013
3 ~' a. D8 k; t, l0 p6 O===================================================================================================================================
" K, _9 S, t$ Q% N6 o" oCCRID   PRODUCT        PRODUCTLEVEL2   TITLE
; k0 x- y1 L$ u% C2 H. e===================================================================================================================================
875695  SIG_EXPLORER   INTERACTIV       Enforce Causality check box doesn't work.
927148  CAPTURE        PROJECT_MANAGER  Capture crashes on creating scehmatic folder with name which already exists in design
5 e% n, B- }3 {$ B938013  CAPTURE        NETLIST_OTHER    The netlist in RINF Format contained two identical lines for PCB FOOTPRINT
2 @" b3 I4 f- b$ u4 |941409  Pspice         PROBE            BUG : Search accuracy wrong in new cursor window
945242  SIG_INTEGRITY  SIMULATION       Unable to select "shapes" in find filter for 'show parasitic ' command
6 A- _8 U# @) Z3 C946293  concept_HDL    ARCHIVER         Archiver hangs if there is a whitespace at the end of the path of cref.dat
7 ^8 a6 z" Y1 s. l: e# x946770  CONCEPT_HDL    CORE             揤iew Design?function is missing in Windows Mode after reseting the menus.
950994  CAPTURE        NETGROUPS        Problem in expanding the netgroup in Auto Connect to Bus function
6 D6 @+ U4 k1 ]( w1 m953530  SIG_INTEGRITY  GEOMETRY_EXTRACT Display Parasitics is displaying wrong results for EMS2D Field Solver compared to topology extraction using Probe.
( L9 a" Q( d* a953713  CONCEPT_HDL    PAGE_MGMT        Random page replacement/duplication in block
953917  CONCEPT_HDL    ARCHIVER         archcore should handle errors correctly
953971  allegro_EDITOR MANUFACT         NC Drill files not generated correctly when using the option "搒eparate files for plated/nonplatedholes?
& e0 D1 q" T9 c$ H+ J3 [" I954400  CAPTURE        NETGROUPS        BUS members of NetGroup are getting converted to Scalars in Export-Import NetGroup.
954498  SCM            B2F              SCM crashes when importing physical
954623  ALLEGRO_EDITOR EDIT_ETCH        Unable to complete connection with Add Connect - related to soldermask to cline check?
954894  ALLEGRO_EDITOR MANUFACT         Dimensions disappear when opening database in v16.5 from v16.3
& _/ S# U; I* }955029  CONCEPT_HDL    CORE             custom text font size not recognized in symbol view
955133  SIG_INTEGRITY  FIELD_SOLVERS    The Field solver creates the differential trace model which is reversed T(D1) and T(D2) of bottom side.
+ F6 ?/ v/ E# n9 l. \955290  CAPTURE        DRC              Description for UPD0014 missing in the Browse DRC markers window
955299  ALLEGRO_EDITOR DRC_CONSTR       drc text to smd pin does not work any more on this database in 16.3 S039
, A6 u9 [( r; Z2 @9 {- k955338  CONCEPT_HDL    CHECKPLUS        Need to change PART_NAME
( i! m( Q* U# Z5 c955447  SIG_EXPLORER   OTHER            Model path set in DE HDL Model Assignment not used by SigXP from CM in DE HDL
6 P$ t* C( A) h% ]. g955740  SIG_INTEGRITY  GEOMETRY_EXTRACT Crosstalk with Timing Windows does not work correctly
) Z. N$ l+ h2 J* w955749  ALLEGRO_EDITOR MANUFACT         show element Info shows symbol dimensions on incorrect subclass
- d! p! @  T% b/ t) ?4 I3 y955912  ALLEGRO_EDITOR OTHER            Shapes with voids that are exported to PDF have gray filled area over the void
' L- ~$ p; m4 H3 C  a  z956129  CONCEPT_HDL    INFRA            DEHDL uprev hierachical design from 16.2 to 16.5 packaging failure.
956373  ALLEGRO_EDITOR NC               drawing name doesn't display in the log file
956393  CAPTURE        PROJECT_MANAGER  "GENERAL" and "TYPE" tabs are missing from "Properties" dialogue box.
. s& l# m% \1 Z956448  PSPICE         MODELEDITOR      Can not generate a DEHDL symbol from Model Editor, because no Capture license found
% j  |3 h+ S& c& y0 x956456  CAPTURE        NETLIST_OTHER    OrTelesis netlist not transferring user properties defined under combined
! |4 Z& A+ ]& D( f' K9 _$ k956489  ALLEGRO_EDITOR MANUFACT         dimensions lost when symbol with diemnsions attached to symbol origin placed on board
3 D$ q, j5 w& }1 Q, L. ~/ Y956603  CONCEPT_HDL    OTHER            Part Manager "has stopped working" after changing a component
2 L$ p' V0 ^, f5 R956751  ALLEGRO_EDITOR ARTWORK          Import Gerber command does not work correctly
956847  PCB_LIBRARIAN  METADATA         PDV - Partdeveloper symbol to function linkage broken/changed in 16.5
956987  CAPTURE        OTHER            Find from "Search toolbar" doesn't gives complete results
956996  CONCEPT_HDL    INFRA            Correction to ERROR(SPCODD-7): Following Primitive instance causes CM to empty
4 O9 S  {4 y  u& e957009  CAPTURE        NETLIST_OTHER    Problem getting database property in mentor pads PCB netlist
" `3 o. v/ Y7 n957137  APD            DXF_IF           DXF out  command dose not work correctly.
957167  APD            GRAPHICS         Highlighting for Static shape with display_nohilitefont environment variable.
957232  SIG_INTEGRITY  OTHER            Allegro crash during Model Assignment.
; @9 c" I" j1 P! t& q( \' v0 [957267  CONCEPT_HDL    INFRA            Packager Error after Import Design
957866  SIP_LAYOUT     DATABASE         Cavity outline is not getting deleted from symbol file
4 f0 ~% _+ ^% X; y- J* X1 o958010  ALLEGRO_EDITOR REPORTS          Wants the ability to extract "Batch"  reports from Partition ".dpf" files.
958252  ALLEGRO_EDITOR TESTPREP         Resequence testprep with the option - Delete probes too close crashes the design
4 d1 C. J3 ]6 I. L+ i4 }4 i) m958253  ALLEGRO_EDITOR REPORTS          Shape did not have thermal relief connected to pin but unrouted nets still shows zero.
) B& k" c/ [# w0 ?8 u0 y958433  ALLEGRO_EDITOR DRC_CONSTR       False embedded component DRCs
958753  ALLEGRO_EDITOR SHAPE            Dynamic shape is getting corrupted in 16.5
. _# @+ }3 h- j3 h/ ]' P959011  ALLEGRO_EDITOR OTHER            copy problem of via and cline
959101  ALLEGRO_EDITOR EXTRACT          Using extracta with excluding Thermal reliefs
* U# F2 G- S, y) ^$ u959253  CONCEPT_HDL    INFRA            Design will not open
. f7 y5 g0 s+ f959299  APD            MODULES          Getting ERROR(SPMHDB-279) when trying to update modules placed on the Top side
959884  CONCEPT_HDL    INFRA            Design Uprev/concept2cm crashes with Application Error/Out of Memory Error.
3 `# }6 R! e% o8 S959909  ALLEGRO_EDITOR SCHEM_FTB        Site level propflow.txt file is ignored property is transferred
& Q+ C' U% f) L7 V, V9 \) @960067  SIP_LAYOUT     PLATING_BAR      Creation of plating bar removes "NODRC_ETCH_OUTSIDE_KEEPIN" property from the clines.
960126  SIG_EXPLORER   EXTRACTTOP       Allegro PCB SI license is used automatically at Topology Extraction of Allegro Physical Viewer.
" V0 @- G; @: z$ I) j960143  SIG_INTEGRITY  GEOMETRY_EXTRACT Running simulation in Bus sim happened crash while enable Coulpled Via model to S parameter
961349  CONCEPT_HDL    HDLDIRECT        Motorola designs have broken connectivity compared to 16.3
961816  ALLEGRO_EDITOR INTERFACES       Normal Export > DXF fails and offsets  the pins of the BGA symbol
962519  SIP_LAYOUT     WIREBOND         Align option doesn't work for wb_tackpoint fingers

nbhand

s013，感谢楼主分享。

pmp_mcu

多谢分享。。。。。。。。。。。。。。。

bazhonglei

顶！！！！！谢谢分享！

fangqwas

谢谢分享

ZXCLH

15没装成功过,但还是谢谢你...

cotterie

非常感谢楼主yulizi 的无私奉献，有了你这个论坛充满了生机和希望。

koncc

感謝分享{:soso_e100:}

reval

都更新些什么呢？？

luluman

大神啊，顶
( I  ^9 s* b- o" O

john22ppo

5 b+ Q+ Q" s) S7 R+ C9 R感謝分享

interrupt

说什么好呢

suiwinder

楼主好人啊.
! W0 v& X+ w. H( W2 f太感谢了.
( r0 N2 m/ e! R  f现在这cadence也太差了把

adolfchen

感謝分享{:soso_e179:}

mengshang

太感谢您了