|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
(---------------------------------------------------------------------)
" l: ~* C A$ {2 t+ h& K3 q& k( )2 m g. a- \6 r3 H. K. O; h# R
( allegro Netrev Import Logic )
: x- A- Y- d8 ^2 P7 p u$ }" M( )
4 \ C1 }- c; z4 \, e5 s' I3 ]) a( Drawing : 112.brd )
' C' I1 _! V' c6 D( Software Version : 16.3S026 )4 @( I. [. z, n% [
( Date/Time : Sat Sep 26 22:31:00 2009 )
, e: {8 t" K) ~# z ^ {( )$ p; M& u0 q8 e& z
(---------------------------------------------------------------------)0 v) r) q1 N; J6 K! u0 k6 J
( |' Z. ?2 _: ? s6 g) v* H5 p5 G
------ Directives ------# w/ b9 I' W4 [' C
9 e. |' j! F7 Y* ~/ P1 |* e! e
RIPUP_ETCH FALSE;
! }% B% l' o) ~6 q$ O7 V& s2 i: lRIPUP_SYMBOLS ALWAYS;$ g4 d( Y# A8 O' N7 Y" u1 X
Missing symbol has error FALSE;/ _) d& N% }) n! y
SCHEMATIC_DIRECTORY 'F:/cundang/allegro';
$ E0 }( q/ M& n& {, tBOARD_DIRECTORY '';# @+ d% w& M. k
OLD_BOARD_NAME '112.brd';# W# `7 @+ p# }6 v8 ]
NEW_BOARD_NAME '112.brd';, f( w+ U# }) O
0 L0 U1 b) O! ?" T1 m
CmdLine: netrev -$ -i F:/cundang/allegro -y 1 F:/cundang/#Taaaaaa03952.tmp! Y: w& G& U! [- J2 R4 W
. A4 |. @1 `' c
------ Preparing to read pst files ------9 V4 |; P% n( D6 `1 B! j
( x$ T# \ q' K% c5 j& B1 e. s4 O
Starting to read F:/cundang/allegro/pstchip.dat
+ g+ d- f; \& `* ^6 ^1 \( q Finished reading F:/cundang/allegro/pstchip.dat (00:00:00.10)( ]0 q, w' w9 `+ O
Starting to read F:/cundang/allegro/pstxprt.dat
8 I* ?- d4 Z( ~" F% K/ P9 x g Finished reading F:/cundang/allegro/pstxprt.dat (00:00:00.00)
9 v4 Y) }% Y9 rStarting to read F:/cundang/allegro/pstxnet.dat 1 G# Y! `8 C4 J& e. `0 {
Finished reading F:/cundang/allegro/pstxnet.dat (00:00:00.00)
0 J0 d/ B' R# c4 m( {2 I
' @ `# Y) Y! S( g$ J------ Oversights/Warnings/Errors ------8 R' _( ]% G7 w$ G, p- ^* j( R# g5 X
% a+ l( M. Z% `$ C/ ^' i7 @' S
. F2 h% V3 L2 z( K: i1 N#1 WARNING(SPMHNI-192): Device/Symbol check warning detected.+ O0 L" n1 ?1 ~
4 N& J3 d. l& i, v+ Z
WARNING(SPMHNI-194): Symbol 'CAPPR150-400X500' for device 'CAP_CAPPR150-400X500_470UF' not found in PSMPATH or must be "dbdoctor"ed.& F" O8 t+ [1 R t
, ?+ i' D3 l+ d) {" l% ~#2 WARNING(SPMHNI-192): Device/Symbol check warning detected.
# L- i. k9 ?6 T, U
: }+ X) D. t: B) p6 l' F3 |8 VWARNING(SPMHNI-194): Symbol '254-2P' for device 'B2S_2_254-2P_B2S' not found in PSMPATH or must be "dbdoctor"ed.
" g# U" `( h4 n5 M: @. t
9 O* ], L# ~. q: B#3 WARNING(SPMHNI-192): Device/Symbol check warning detected.% l, R& y( e3 ]7 L+ x
X1 k }. u+ |/ H
WARNING(SPMHNI-194): Symbol 'RES650-320X170' for device 'R_RES650-320X170_10K' not found in PSMPATH or must be "dbdoctor"ed.5 ~/ i' ?) Q% i A- E
% f" z+ m# [7 i
#4 WARNING(SPMHNI-192): Device/Symbol check warning detected.0 i5 @) E+ Q9 x; k3 W3 U
; ?1 Z5 Q- d& m {1 ]* t
WARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_2_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed.
/ \, [+ C. E) T1 ?# Y- ~ ^& l0 y/ |0 _: c
Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.
V) N2 W9 B* T& N2 e
% e/ S$ q6 e/ T, G) Z9 x% H#5 WARNING(SPMHNI-192): Device/Symbol check warning detected.! {# V E6 d) o: V
+ s( ?' X* M$ T0 C' V; c
WARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_1_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed.
9 a& Z' S& q! y: G& p2 a' f' m0 C, U4 R( n, f0 O
Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.
# t! W3 W9 a L* a/ f0 F- G4 [7 H4 K: }
. b+ V, r4 n( Q& E------ Library Paths ------
2 y$ `- p2 G h8 nMODULEPATH = .
8 h$ k% v, J# F" M) o! W& _ C:/cadence/SPB_16.3/share/local/pcb/modules 8 k3 G, V4 u0 U8 B, s
7 s9 S4 \. y, e8 i+ V% }
PSMPATH = . " m% M8 p; A3 [) X, B, J
symbols
/ k; J$ e$ c' u0 W8 E ..
( I$ T/ A) s. A; k& p+ G ../symbols
3 |" \9 ?2 o7 j* k& J# C C:/Cadence/SPB_16.3/share/local/pcb/symbols : v( S& X3 d8 W$ P
C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols & J/ o0 I4 x' Y7 k! D3 P
C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols ' w( r. Z, X( W" T
D:\SPB_DATA\ALLEGRO LIB\ + i2 X: }- _+ z Z
/ \+ f& j$ S; Z; Q6 D/ G5 C
PADPATH = . % j; e1 u' B# J; H" s5 y
symbols % R; Z o5 v7 S/ U; K
.. 4 E5 W" B+ L: B6 C2 j! G) s: @- v( Q
../symbols
/ f: H, y) u! u- | C:/Cadence/SPB_16.3/share/local/pcb/padstacks ! F# c! I0 c3 N2 M. H& }
C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols 9 H; B) s& k% J/ r; q3 `; N
C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols
( Z8 `$ E4 c8 |7 e- f# z* D5 ~- s7 Q D:\SPB_Data\allegro lib\
- O3 N/ I4 E6 z1 b
5 N- n0 l0 P0 j( E+ ]" l
2 u; s& t' p) @! f" ~: ~3 r------ Summary Statistics ------2 W5 v* e: O# A! {" O( f2 d
7 ?, g9 y. S9 V F T; V2 \
) Z: Z) X) |7 g: v
netrev run on Sep 26 22:31:00 20094 j; p, ?% S8 t# ]$ I# K
DESIGN NAME : '123'0 j4 x p7 i; C6 x& f* N7 x' N
PACKAGING ON Jan 3 2011 16:39:28
; L2 ]5 u( d4 q+ p/ N p0 @
9 O! N/ _6 s! h- y5 g* S+ g6 @ COMPILE 'logic'2 }) W/ [; c2 F6 z: I/ d
CHECK_PIN_NAMES OFF& X$ I0 h$ r" g8 Z" a+ G
CROSS_REFERENCE OFF
$ d1 ~$ H0 S) V' g# H+ ~ FEEDBACK OFF
% N" G, x9 V1 D% b1 L9 b INCREMENTAL OFF
% n- j+ d4 J$ u INTERFACE_TYPE PHYSICAL _; S2 E! I7 V' i
MAX_ERRORS 500
) T; P6 W; Z6 R MERGE_MINIMUM 5
. m8 H2 ?7 N/ a: G C! K' a# { NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'/ D4 g; W% t3 h+ G: x3 ]
NET_NAME_LENGTH 24
2 S- l9 ]2 c6 b OVERSIGHTS ON. r# ?% B4 u8 }0 K9 q
REPLACE_CHECK OFF
9 G; a! M7 y A# V' C# ? SINGLE_NODE_NETS ON
% J& ~) @0 l3 g! H. Y$ d SPLIT_MINIMUM 01 C* j; B+ a: b' s. ], a: A
SUPPRESS 20" G: n6 K9 O/ C( v. ^3 y
WARNINGS ON0 Y# }8 M5 _/ t; E# T9 T% r
+ C6 s3 }- n* r# h2 q& v No error detected
2 n9 n' J3 ~, ^ No oversight detected
" u6 q1 w) _4 T 5 warnings detected
' l- w4 N' `3 z7 h! A' a+ w+ G, N: P
cpu time 0:01:00
0 ?8 W7 `( H7 S& v- \% {+ Belapsed time 0:00:00
9 V' G& u1 m9 z4 b" m! r0 ] |
|