|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
(---------------------------------------------------------------------)8 s/ r5 z9 w: q$ ]. y' M& C& r
( )% A- f1 k. E$ A6 Q8 p6 _
( allegro Netrev Import Logic )
" s6 \. J) b& F% M; C5 d) F0 j( )$ B4 q k8 t H" K$ K+ Q7 {
( Drawing : 112.brd )0 }) P# q4 k/ s$ ?5 g# ]4 E
( Software Version : 16.3S026 )! Z. b. ]- P' s- |* v. e1 o1 T
( Date/Time : Sat Sep 26 22:31:00 2009 )
: K7 T% E8 Y1 k9 g' b1 K( )5 y: }- h# y$ I9 Y- J: S, w4 }
(---------------------------------------------------------------------)4 |: U2 j% X. x2 ]6 O
/ a7 l3 T2 h3 K# f" A" q, i
3 ^" w, V# N2 I1 m& \" g! D------ Directives ------
4 H# w# A: d! o F1 i, N
3 E# C/ e! k- d0 U; D! P9 C# oRIPUP_ETCH FALSE;6 C. i- ^1 a4 ^9 T6 T+ S) d
RIPUP_SYMBOLS ALWAYS;
8 P/ O6 P7 i! u1 s, k! H1 NMissing symbol has error FALSE;
7 u5 D. W% W* v; |+ N$ o4 BSCHEMATIC_DIRECTORY 'F:/cundang/allegro';
: J" U6 H& a$ ]- f2 B5 \. uBOARD_DIRECTORY '';
& u6 D$ q( p; I* |! MOLD_BOARD_NAME '112.brd';, t# X( G$ j3 n5 @
NEW_BOARD_NAME '112.brd';0 ^' w9 ~( I. P8 K( j0 m
5 I: k0 W3 q. `- p1 e4 g) O+ V2 o2 K- G
CmdLine: netrev -$ -i F:/cundang/allegro -y 1 F:/cundang/#Taaaaaa03952.tmp/ }9 B" ]$ W8 ?; ~) ]# u
& ^6 Z3 a/ o2 _
------ Preparing to read pst files ------
/ S' x8 \ D8 r! D0 B( Y$ _; u* T* {8 {
Starting to read F:/cundang/allegro/pstchip.dat * t" k! ?. @+ B* c8 N
Finished reading F:/cundang/allegro/pstchip.dat (00:00:00.10)
4 s: J$ D! F2 |& H4 a0 h. U$ hStarting to read F:/cundang/allegro/pstxprt.dat 6 T; ~& f3 D. \ Q4 a4 `
Finished reading F:/cundang/allegro/pstxprt.dat (00:00:00.00)2 _( H3 g2 v. f! o
Starting to read F:/cundang/allegro/pstxnet.dat " g4 v9 M8 I: n G
Finished reading F:/cundang/allegro/pstxnet.dat (00:00:00.00)9 s- M; ?- F) M N* z) J% ^8 m
; y( P- j/ O3 S) k& n# Z7 k------ Oversights/Warnings/Errors ------+ M3 Y# |( H+ h4 l
- R+ U! y: j2 S/ R) U7 {4 g; ]
. Z- ~% z5 X7 k$ k; l6 i
#1 WARNING(SPMHNI-192): Device/Symbol check warning detected.
. f1 }9 W2 F+ @% O) S. V
6 z; r7 @% R! T2 w2 WWARNING(SPMHNI-194): Symbol 'CAPPR150-400X500' for device 'CAP_CAPPR150-400X500_470UF' not found in PSMPATH or must be "dbdoctor"ed.
* c8 |9 ^0 N! W' F9 U) M+ \7 \- U- V+ [# F, k% K7 K
#2 WARNING(SPMHNI-192): Device/Symbol check warning detected.
1 i( N6 X: F* p) P( D$ a6 z: o3 i0 h; Z& j6 m( A: ?9 Q" y
WARNING(SPMHNI-194): Symbol '254-2P' for device 'B2S_2_254-2P_B2S' not found in PSMPATH or must be "dbdoctor"ed.& A% x* o8 d d7 ^
& N" l! g0 D' }+ [2 b1 r2 p6 o#3 WARNING(SPMHNI-192): Device/Symbol check warning detected. _" s9 x9 q% [! ?0 {* z
& j5 G4 p( K, p* @& h7 }2 eWARNING(SPMHNI-194): Symbol 'RES650-320X170' for device 'R_RES650-320X170_10K' not found in PSMPATH or must be "dbdoctor"ed.
3 I- ^. j( `9 p2 T/ u7 H4 B- B! h/ V8 z
#4 WARNING(SPMHNI-192): Device/Symbol check warning detected.
2 Q$ C& m' j2 A. ~8 L3 w# E8 f* ?
WARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_2_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed.8 d0 G6 v, @, u' H
# O2 q f- n6 u7 X# n: |4 f) M! R
Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.
' t. V2 Q3 h2 i% A# h% h& k" L* ], O* {4 t4 O
#5 WARNING(SPMHNI-192): Device/Symbol check warning detected.
* A5 @) v0 J, ^, a: ?6 M3 C! ^, M! G% {8 F/ a
WARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_1_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed. F @7 o8 R5 i7 V: r, n. O6 s
6 C: ?' {9 [5 E! Y Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.$ p' H" |7 a1 e* a" O
! O6 \# a4 z1 J! r6 u3 Q1 ^3 e: @) V" _
------ Library Paths ------# J; k6 G. I4 q0 ^: d9 n: v
MODULEPATH = . : W0 S- G1 @3 Q; v( J
C:/cadence/SPB_16.3/share/local/pcb/modules * }; K x) T0 j) D+ {
# F# u+ Y) B2 `3 a: S$ o8 a% y: v
PSMPATH = .
# o& R- d( G2 f- h7 g symbols
+ m9 w+ G4 r0 k+ g$ r ..
* M# J/ \( P5 \7 l* i ../symbols
7 ]/ d4 p8 f- `% N3 T C:/Cadence/SPB_16.3/share/local/pcb/symbols ( l6 l- k/ M7 ^, A- U
C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols
! W5 O @- b5 C- j6 }4 z C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols 9 T% z* w6 {! m
D:\SPB_DATA\ALLEGRO LIB\ & r6 r; l$ [) T
* q* E. N* B* G3 x# \# g
PADPATH = .
# @# Q$ C" r8 m" v) ? symbols
1 \8 X2 a5 H* U6 O0 M ..
5 a: s4 `$ f9 P ../symbols 9 I" E2 Y n" Y; k/ n9 K
C:/Cadence/SPB_16.3/share/local/pcb/padstacks * Z9 {! @) ]" N! j0 T5 R4 s4 A
C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols 0 R0 J; O ^" |- ^3 n5 @% m& Z
C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols
5 T* \2 ]/ m0 h$ }2 i$ t6 D D:\SPB_Data\allegro lib\
$ N4 {6 `0 W F* H! e* J2 O$ U8 c; R' Z3 e9 `4 L
& y0 K3 a& O* |: m* ^------ Summary Statistics ------ ^: F/ z7 q& d, |! l( b
d; ]: G1 y7 k; [$ }2 ^( M2 E2 g5 k3 ?& [& g/ f) F+ ?4 m/ r
netrev run on Sep 26 22:31:00 20091 U, Z) n$ W# v# p0 D4 _- b
DESIGN NAME : '123'! o5 h% k+ {. R4 }) o& P8 j
PACKAGING ON Jan 3 2011 16:39:28* o2 C$ j( e" ~# O* o
' H2 l% c( e) h- U COMPILE 'logic'' r3 v1 E( f' S3 }# }; W
CHECK_PIN_NAMES OFF. u% O' d) X( g3 e# N3 n) a
CROSS_REFERENCE OFF/ G/ V% H9 i% ]5 A, p* G
FEEDBACK OFF9 l- d9 y9 ~% w9 h, `: }
INCREMENTAL OFF A8 a8 o5 P9 v- ?: u
INTERFACE_TYPE PHYSICAL
5 g7 c4 D. B) ?% A9 }% B MAX_ERRORS 5006 _8 F% u* P# Q* H
MERGE_MINIMUM 5. v" ?( n0 {, b/ i
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
* A. ~5 O6 _, Q2 ~+ X, V NET_NAME_LENGTH 24
8 k+ _" B6 ]4 _7 J OVERSIGHTS ON2 X1 M5 \8 ~. r
REPLACE_CHECK OFF! W* B1 V: ~* z6 S5 R0 P& l
SINGLE_NODE_NETS ON2 X' A3 B C0 ?
SPLIT_MINIMUM 04 j" Q1 W0 S1 U/ I D
SUPPRESS 20+ C9 S) V8 g8 T0 ?7 a s
WARNINGS ON
1 m1 S- K# d5 c5 Y
; p' L% H$ \1 P! R: F+ Y No error detected
t7 v H, p* ~1 _# }; h No oversight detected' z, k+ I) \1 B6 {8 M
5 warnings detected$ I6 |% U# x# F2 S% \' R. |- t
$ Y; `. W1 ?& l3 K T
cpu time 0:01:00
: j/ i. ^0 ~ Jelapsed time 0:00:00- K& Y' r- w% J! r! p+ @: z
|
|
/1 
发表于 2011-9-26 22:34
收藏
淘帖
支持！
反对！
发表于 2011-9-26 23:21
楼主