|
|
Fixed CCRs: SPB 17.4 HF013 - Date: 12-10-2020
H2 ~6 \' z f9 K5 j
- v/ G8 E$ j) z! w5 M/ @========================================================================
; z/ }) k5 G* L6 eCCRID Product ProductLevel2 Title
+ D8 v0 h, W& A- F===================================================================================( [# x0 I! D. t' R
2317991 ADW DBEDITOR Two symbols named Conn1x28_AB and EPC2 disappear from the DB editor.$ k. i' V& R$ e; Q7 ~
2337802 ADW DBEDITOR Saving Schematic Model Classification created several copies of the classifications and removed the original; ]# v/ m3 f& e4 q* |! e2 _
2344239 ADW DBEDITOR Symbol mt41k128m8da disappeared after checking in to EDM0 z$ @$ H' v$ h
2331095 ADW LIBDISTRIBUTI Schematic symbol missing after undo-checkout in EDM
% d: S7 G _- ]; u/ n4 ]( P1 G& e2347550 ADW PART_MANAGER Part Manager does not see VALUE property changes
; ^9 o3 r/ P j2 Y6 j& |5 i7 r2056547 ALLEGRO_EDITOR 3D_CANVAS 3D model not shown for component with STEP file assigned
- I0 [( p) W4 O B/ l, G2247481 ALLEGRO_EDITOR 3D_CANVAS Error message for bend operations being disabled in release 17.2 for rigid-flex: Cannot offset planar face to valid body
7 k. _& v' Z* ]# x' g z: n3 w2299554 ALLEGRO_EDITOR 3D_CANVAS Error message on starting 3D Canvas and after bending all objects regarding object outside design. J5 q" v. @2 ?) I( w- Y9 ]/ h
2303282 ALLEGRO_EDITOR 3D_CANVAS Unable to bend design
" u; A/ O9 s0 ]; j. T4 R3 C+ k2 U! ]2345138 ALLEGRO_EDITOR 3D_CANVAS Bend operations are disabled: Cannot make wires with duplicate vertices
2 T! i8 {0 n: z8 l! y2346811 ALLEGRO_EDITOR 3D_CANVAS 3D Canvas bender engine error due to duplicate vertices! K- r5 B+ s( a. K1 R' J
2067211 ALLEGRO_EDITOR CROSS_SECTION The Cross-section Chart view in the Cross-section Editor does not remember its settings.
3 N# U; J# r( V2 M1 ?( ?2228181 ALLEGRO_EDITOR CROSS_SECTION Allegro PCB Editor cross-section, release 17.4-2019: Pressing 'Enter' does not move to next field+ K% l8 i* ]. A6 L0 s8 M
2210674 ALLEGRO_EDITOR DATABASE BGA component is split on moving between zones
- u* ?& w4 `, }2260964 ALLEGRO_EDITOR DATABASE Backdrill via replacing fails in release 17.2-2016, HotFix 062 and HotFix 066 but ok in HotFix 050 and Hotfix 065) C* t# c0 y. u: m1 b* _8 }% h" s% A# X9 V
2291817 ALLEGRO_EDITOR DATABASE Corrupt .brd file causes Allegro PCB Editor to quit on running database check
: s4 Q5 |7 ^' E9 x4 C2317130 ALLEGRO_EDITOR DATABASE Message to upgrade appears on opening DRA files created in release 17.2-2016 even if saved in release 17.4-20192 `* Y+ L3 t6 P8 T Q( i; c/ ~5 N
2357413 ALLEGRO_EDITOR DATABASE Import Sub-Drawing (clipboard) stops responding with Venture license: Completes with warning using PCB Designer license
. I& {; t6 w6 B4 f) e3 e9 x' n2037361 ALLEGRO_EDITOR DFM DRC not flagged for soldermask features drawn with a line to pin, via, or shape soldermask features- V9 X7 Q8 f1 {8 f3 ?1 W9 B& v
2079204 ALLEGRO_EDITOR DFM Enabling option to update analysis mode and run DesignTrue DFM wizard causes PCB Editor to exit# x2 v$ e! ^; H) I1 E7 z9 w
2087181 ALLEGRO_EDITOR DFM DFM reporting false positive hole to hole with stacked microvias# Y6 x* v$ j+ O( g4 T x" `
2272112 ALLEGRO_EDITOR DFM Mask: Exposed etch area does not work for cline( e$ t4 T& H3 @% p- X8 n
2341080 ALLEGRO_EDITOR DRAFTING Allegro PCB Editor crashes on moving module* ]* i G0 A+ D1 C
2348334 ALLEGRO_EDITOR DRAFTING Allegro PCB Editor crashes on Component Move! X, F& p0 f. z$ c5 Q/ ]6 J
2271904 ALLEGRO_EDITOR DRC_CONSTR DRC missing for static shape which has an overlap with Route Keepout5 _; o8 W) G! {2 p
2341989 ALLEGRO_EDITOR DRC_CONSTR Allegro PCB Editor crashes while performing Update DRC., J2 N* V6 Q. X% ~! q& H
2180397 ALLEGRO_EDITOR EDIT_ETCH OrCAD/Allegro PCB Editor stops responding during add route
( z3 j. \+ x% w- n4 Q2185709 ALLEGRO_EDITOR EDIT_ETCH Film Area Report stops responding
* o# Y" a- Q1 t4 }3 t/ g% @2341753 ALLEGRO_EDITOR EDIT_ETCH Random crash of Allegro PCB Editor3 o2 @7 `$ h: x6 h
2267702 ALLEGRO_EDITOR EDIT_SHAPE 'Edit - Split Plane - Create' crashing Allegro PCB Editor
9 K; Y" y* O$ L5 G0 y1 o& V2175472 ALLEGRO_EDITOR GRAPHICS Infinite cursor disappears when dragging a component to a new location.
" g& h& }" b9 J( b9 }! I2184194 ALLEGRO_EDITOR INTERACTIV New Via Array command usage model issues: Clicking to place vias leads to selection of shapes1 O$ O7 G, t- c8 Z
2242133 ALLEGRO_EDITOR INTERACTIV Line arc with line font and width not displaying correctly
7 x$ K6 r' M; L( Q0 H2244420 ALLEGRO_EDITOR INTERACTIV Highlight SOV is not flagging clines that are within sov_spacing
3 I1 Q5 B5 i9 [" c# v% q& R7 w% p! M2293704 ALLEGRO_EDITOR INTERACTIV "Oops" command during 'add rarc' command does not revert back to snap grid of cursor
( ?% o: Q/ Y" [: k- j9 J) F6 G/ L k2304773 ALLEGRO_EDITOR INTERACTIV Cross-probe with Capture prevents subsequent part selection in Placement Edit Mode: O7 a! h6 Y o; A+ f3 q
2309994 ALLEGRO_EDITOR INTERACTIV Place -> Via array cannot be placed after preview by clicking on shape in release 17.4-2019
$ D9 f6 b$ j0 `4 T; B2312593 ALLEGRO_EDITOR INTERACTIV Cannot commit Via Array placement within a shape using Single Side option: y9 X+ ?: k2 }' Q
2315052 ALLEGRO_EDITOR INTERACTIV Cross-probing issue when multiple parts are highlighted in Capture, sometimes not highlighted in PCB Editor.5 o* ~3 o# R* a. ]
2321401 ALLEGRO_EDITOR INTERACTIV Cross-probing issue when selecting multiple parts in OrCAD Capture: Does not highlight those in PCB Editor5 F$ E5 ]4 Z, W4 M$ y
2324879 ALLEGRO_EDITOR INTERACTIV Rotate with function key followed by 'ix' moves component to unexpected location
& x6 f+ J$ F4 g7 V1 K% G2334085 ALLEGRO_EDITOR INTERACTIV Data tips not appearing if cursor moved quickly to next element.
& p' z6 A6 j* \4 J/ A/ Q2346770 ALLEGRO_EDITOR INTERACTIV Unable to place Via array on shape with Array Parameters "Type" as "Single Side"
; S/ `3 z& X" y2347531 ALLEGRO_EDITOR INTERACTIV Copy command results in wrong location while using 'oops' followed by new position in release 17.4
% G4 H! ]" W- I+ ]# W' `2360755 ALLEGRO_EDITOR INTERACTIV Rotate with funckey moves Symbol
( b# [& `8 c4 {7 d7 {2366514 ALLEGRO_EDITOR INTERACTIV Cross-probe issue in PCB Editor and Capture CIS in release 17.4-2019, HotFix 012: No element found
# s5 w6 ~5 T6 C* N' r* F& S6 l2132582 ALLEGRO_EDITOR IN_DESIGN_ANA Messaging in command window does not appear in the journal file.
! a% t% P4 o3 G- s2306827 ALLEGRO_EDITOR IN_DESIGN_ANA Rise Time and GeoWindow max value limitation to 1000mil and 1000ps) R. n6 z* W$ w+ p& ]# O1 j s
2121233 ALLEGRO_EDITOR IPC Exporting IPC2581 from board is not including tolPlus and tolMinus for thickness of TOP and BOTTOM; q! d7 {0 n9 z& n; i' m
2295545 ALLEGRO_EDITOR PAD_EDITOR Import of XML for pad stacks not working as expected: Pad files not generated
9 D& N$ M8 _/ l0 V' R: x2286761 ALLEGRO_EDITOR PLACEMENT Not able to place via array around void in release 17.4-2019 while it is working fine in release 17.2-2016.- U& r1 g# B& q7 U
2309866 ALLEGRO_EDITOR PORTING Allegro PCB Editor performance issue - slowness with Xorg high CPU occupancy rate$ v6 B# |2 Z g2 b X% N2 E
2350452 ALLEGRO_EDITOR SCRIPTS Incorrect table (vertical) header popup in release 17.4-2019# u v: Z$ U6 j% _9 x
2125268 ALLEGRO_EDITOR SHAPE When shape outline is located at specific area, shape is not working correctly.
- d- x+ a5 w a7 R" D: k2342307 ALLEGRO_EDITOR SHAPE Performing operations such as voiding on shape gives error (SPMHA1-507) stating PolyBool has hit an assert
- E2 ?; H/ ^9 J2308042 ALLEGRO_EDITOR UI_FORMS Color dialog text hidden by checkbox in Allegro PCB Editor light theme
% S" g1 s5 @, {* f# f$ o2318019 ALLEGRO_EDITOR UI_FORMS Allegro displays garbled text# ?% g& p$ }( E- O, {
2338953 ALLEGRO_EDITOR UI_FORMS Scroll zoom and arrows pan do not work when certain commands are active& s/ O0 u$ E8 V
2345208 ALLEGRO_EDITOR UI_FORMS Change event does not work well in String field of Grid in form0 ? t, F$ m* w1 h( O
2351653 ALLEGRO_EDITOR UI_FORMS Cannot switch to other alias or funckey unless command is canceled after setting Alias or funckey for zcopy shape- `+ R( n9 o: g8 }/ ^
2353126 ALLEGRO_EDITOR UI_FORMS The POPUP fields in Test Form have a triangle sign% w5 T" C3 H. D8 P' {; i! A8 C
2363394 ALLEGRO_EDITOR UI_FORMS Padpath text hidden in Allegro PCB Editor in light theme$ @& p: j4 J; [8 T
2257512 ALLEGRO_EDITOR UI_GENERAL Split view Horizontal and Vertical are mixed up$ Q! f% C! N& N& r0 C, q9 H
2262412 ALLEGRO_EDITOR UI_GENERAL Allegro PCB Editor crashes on using SKILL GRPDrwUpdate() API because GRPDRWDATA->hwnd is not initialized7 L9 E1 K; @0 }; J) H
2265250 ALLEGRO_EDITOR UI_GENERAL Checkbox not center justified in Grid form in release 17.4-2019
. a3 o6 i, V8 l( E2 |1 i2271500 ALLEGRO_EDITOR UI_GENERAL Very slow switching between views with infinite cursor
1 S8 K2 Y" R. ^7 t2293753 ALLEGRO_EDITOR UI_GENERAL Issue with using SKILL in Design Workflow: PCB Editor command does not run if added after SKILL command in a task# L6 l+ J& f( n3 ] |# o6 r" R% ]* O
2301681 ALLEGRO_EDITOR UI_GENERAL The Edit>Text command in the layout is creating cursor overlap while editing the text.5 G# t L8 f& u$ N4 N, W
2302399 ALLEGRO_EDITOR UI_GENERAL Edit Text display issues with insert mode: Not redrawn after text edit done, showing old removed characters
; @" N. n1 k( ^2315467 ALLEGRO_EDITOR UI_GENERAL The border option does not work for text fields depending on other fields around it
f7 u6 N' h% l C2 z: E2322601 ALLEGRO_EDITOR UI_GENERAL The cursor disappears when editing a shape area and drag edge if infinite cursor type is being used./ d! K$ b+ `' h# R: B
2324334 ALLEGRO_EDITOR UI_GENERAL Menu entry missing using OrCAD Professional or OrCAD Standard license for Tools - Padstack - Refresh
# _2 j2 f- z0 A+ I: H9 T7 B d) p2337176 ALLEGRO_EDITOR UI_GENERAL Visibility pane cannot be correctly resized% m7 w$ V& `- n
2338704 ALLEGRO_EDITOR UI_GENERAL Cyrillic text not shown correctly.! i1 r) U. t$ c! J! I2 E# m
2341742 ALLEGRO_EDITOR UI_GENERAL allgro_lock_toolbar resets on restarting Allegro PCB Editor
$ p% M) g! M7 ~/ k1 T6 F2341757 ALLEGRO_EDITOR UI_GENERAL Textbox size is small: Cannot enter value for spacing to align components.
. [' |: g0 u0 Z2345084 ALLEGRO_EDITOR UI_GENERAL World view not working correctly and does not display cutout with latest hotfix of release 17.4-2019, b. s) y& D& g/ g! }) i( H
2347282 ALLEGRO_EDITOR UI_GENERAL Very slow view loading and redraw in release 17.4-2019 hotfix.
+ h* G: L% V" g9 r3 i0 O2354524 ALLEGRO_EDITOR UI_GENERAL Large space in command line between command prompt and typed text6 q9 s9 z) @% @1 J0 {/ j# K' }
2356220 ALLEGRO_EDITOR UI_GENERAL Window size is bigger in release 17.4-2019 compared to release 17.2-2016 because of white space5 S7 A( X5 X6 O0 q* U' u
2356985 ALLEGRO_EDITOR UI_GENERAL Cannot shrink menus to min size, t7 L9 I! Z; T+ j
2357540 ALLEGRO_EDITOR UI_GENERAL axlUIWTimerAdd() function not generating elapsed time correctly in release 17.4-2019* k% X! s5 l0 B' H) S/ V C
2359766 ALLEGRO_EDITOR UI_GENERAL When using Edit > Text in release 17.4-2019, the cursor under the text turns into a gray/white bar
( H$ e8 A8 `: [2168386 ALLEGRO_EDITOR ZONES Bend Area also bends the rigid part
# b, t% B& w/ |' |2078434 ALLEGRO_PROD_TOOLB CORE Shield Router - cline end caps treated differently than cline-segment end caps2 c. V# R) |. ]0 t& L+ c8 j i
2101020 ALLEGRO_PROD_TOOLB CORE Productivity Toolbox Z-DRC with multiple net classes: script selects only the last two classes in a group
) U1 ?& r' ], p2 d2150291 ALLEGRO_PROD_TOOLB CORE PCB design compare cannot compare Cross-section layer name with space/ o* u& w# w, k0 y$ c
2075523 ALTM_TRANSLATOR CAPTURE Translation issues with third-party PCB and Schematic
- D4 }# l# Y# N; q& ?6 b9 i2336558 APD DATABASE AREF degassing for Gerber export( v( J( l9 r E6 u) A$ A% q
2222216 APD LOGIC Part is not highlighting in Logic -> Edit Part List9 \7 v% \7 |( q/ s) [ Z
2354236 APD UI_GENERAL Manufacture - Artwork: Wire bonds visible when Film view selected
$ ^6 A6 D9 B" d# I, z" J$ M8 C2249404 CAPTURE GENERAL Place Part > Add Library > Browse dialog stop taking key board input after Create PCB Netlist; T# l W! E2 v, K
2199790 CAPTURE NETLISTS Netlisting from command prompt gives different results in release 17.4-2019 and 17.2-2016
3 E- v- u) \. v8 r" X( \2340813 CAPTURE OPTIONS OrCAD Capture changes canvas theme after PDF export! G/ p9 @2 o% y. ?# O
2343788 CAPTURE OPTIONS Export PDF changes color scheme of schematic
8 U" X; r B1 M6 l. X0 H# j1 u2213702 CAPTURE SCHEMATIC_EDI Wire signal, which is part of NetGroup, on top level of a hierarchical design is not shown in signals command results., b* n4 [: I% c: f
2264254 CAPTURE SCHEMATIC_EDI Crystal Report from Capture in release 17.2-2016 does not display Japanese characters correctly
/ f. H/ w, S6 r9 Y8 v2278930 CLOUD_INFRA COMPONENT_EXT Unable to get parts from third-party Search Provider) y$ E% e8 g& b0 V2 W% E
2313388 CLOUD_INFRA STARTPAGE Capture starts slowly when Start page is enabled
: w$ V, F$ X O2332357 CONCEPT_HDL CORE Unable to backannotate or perform 'design sync' from PCB Editor to Capture& c W+ d, _1 G; R+ p5 ]6 Q: O
2333126 CONCEPT_HDL CORE Design sync fails when the temp folder is missing in root directory
/ X# d2 C o8 K6 d$ u! B, J2306359 CONSTRAINT_MGR ANALYSIS RPD Match Group DRC errors occur after refreshing symbol for silkscreen corrections.* \5 K. s% M4 K& o
2239908 CONSTRAINT_MGR CONCEPT_HDL Cross-probe is not enabled in pre-select and post-select mode in Allegro Design Entry HDL.) ?. O8 T% d) Q5 H2 T7 K- t$ @
2307873 CONSTRAINT_MGR CONCEPT_HDL Cross probing disabled in PCB Editor when adding net to a Class in Constraint Manager.
S% Z- U' H" l. n; ?+ [0 J# L$ J" [2238753 CONSTRAINT_MGR DATABASE Pin delays in Constraint Manager showing 3 digits resolution even if pin delay is defined with 4 digits
2 {, P4 w6 z" `8 T3 l+ p5 _2351214 CONSTRAINT_MGR ECS_APPLY Importing constraint file in OVERWRITE mode does not delete some ECSETS permanently9 G, e/ i$ p9 p; n$ i) a
2226652 CONSTRAINT_MGR UI_FORMS Release 17.4-2019, Constraint Manager: Height of column headers is too large
4 R8 S- y- M& I) j2 c0 ^1 Y2226663 CONSTRAINT_MGR UI_FORMS Release 17.4-2019, Constraint Manager: Cannot auto set column width by double-click7 F) @/ \, K3 M' g' C# d- R
2341522 CONSTRAINT_MGR UI_FORMS Release 17.4-2019: Filtering in CM for Prefix or Suffix does not work) m, E1 X) {1 Q3 g2 ]) _% R
2251671 PCB_LIBRARIAN SYMBOL_EDITOR Drawing or custom shape shows small overlap after reset origin
9 p5 m7 y# k* K; Q; \) Y2306865 PSPICE LIBRARIES QVBICN model issue: Model and implementation pin mismatch and part moved to different library- d* e+ l7 H, U6 }& D
2345948 PSPICE LIBRARIES Default PSpice component cannot be placed from PSpice Search6 Z# K5 Y1 @' C) @
2346793 PSPICE LIBRARIES PSpice install has issues finding "XFRM_NONLIN…" parts.
/ `; I4 F2 e5 @/ b/ x2320996 PSPICE TI_CONTRACT Library update causes simulation errors (ORPSIM-15115 and ORPSIM-15107)3 r3 \8 k$ ^* _% H$ h9 m
2358318 PULSE ADHOC Allegro System Capture crashing when copying or pasting part or adding new part to design+ j8 H) f5 T7 `1 j9 y, f/ v6 d
2359260 PULSE ADHOC Commits are denied and incorrect status/versions displayed in Project pane
$ b5 e6 T' c. p" v7 [2341542 PULSE CORE Versions from Pulse Server using FQDN & Intermediate Cert. Authority (Atom): Control & ad hoc collaboration not working1 n3 `) K/ ~* N! P' \
2262023 PULSE UNIFIED_SEARC Some object types being ignored during release 17.2 to 17.4 EDM database uprev$ j) ]) }; a4 E- F( }9 M/ a
2356310 PULSE UNIFIED_SEARC Unified Search text color should be much darker in the results section
3 t4 [; {% P! A+ I' f2329757 PULSE VERSION_ON_SA Pulse tray not launching
1 N. P2 O2 V0 W2 M4 p2311689 SCM OTHER SCM crashes during port assignment: c# a2 H) W+ a
2339272 SIP_LAYOUT UI_FORMS Latency observed in APD Plus in release 17.4-2019 when running SKILL code" q+ \& J% O7 `+ d
2345888 SIP_LAYOUT WLP Advanced thieving patterns in .gds shifted after stream out3 v0 f, v( p5 J1 z8 U7 z
2356097 SIP_LAYOUT WLP Importing external DRCs results in error5 f g% P' |) K4 v: |
1972290 SYSTEMSI COMMON case-insensitive in mcp header editor
T0 h* g, o* |2 X- ^) u! o0 c: F2139994 SYSTEM_CAPTURE CAPTURE_IMPOR Importing OrCAD Capture designs fails for spaces in package name* ~, M4 V9 y$ I
1814813 SYSTEM_CAPTURE COMPONENT_BRO System Capture session log should specify the CDS_SITE path for the current session6 e2 F. w7 s$ }6 `( X j, }
2089112 SYSTEM_CAPTURE CONSTRAINT_MA Constraints are imported as read-only in System Capture from a DE-HDL design" F3 R, t5 i0 A; ^7 r( y/ D
2242032 SYSTEM_CAPTURE CONSTRAINT_MA XNets issues in designs migrated from release 17.2-2016: Cannot add XNets across some resistors after removing+ M5 F7 \9 o1 ~8 X4 q( h5 J! z
2334411 SYSTEM_CAPTURE HSS_DESIGNEDI Packaging Options for Block dialog, Reference Designators tab: Sample text for both suffix and prefix is the same
% t4 f1 @1 t7 x1893897 SYSTEM_CAPTURE IMPORT_DEHDL_ Notes in Japanese from DE-HDL designs do not import correctly into System Capture
; K: s( U2 ?! n" Y9 X8 H+ v1983793 SYSTEM_CAPTURE IMPORT_DEHDL_ The ground symbol differs from the power symbol
' [3 F J. x) w3 G/ I: I8 ~2025950 SYSTEM_CAPTURE IMPORT_DEHDL_ Broken connectivity on imported ground symbols! e ]$ \8 \% n/ d8 h' q
1969979 SYSTEM_CAPTURE MISCELLANEOUS 'Power_Group' property not working correctly with System Capture
0 M/ x* b9 M- i0 g2006600 SYSTEM_CAPTURE NAVLINKS Placement of navigation links: placed on top of port/off page symbol and inconsistent alignment1 F3 @, B4 O, i8 p% o
2018961 SYSTEM_CAPTURE PERFORMANCE Moving objects and/or groups of objects is very sluggish& I- d. l2 f3 y- Y
2084693 SYSTEM_CAPTURE PERFORMANCE Performance improvement required in System Capture X4 e K% z8 K" `
2114146 SYSTEM_CAPTURE PERFORMANCE Design takes a good amount of time to open( s. K7 _3 A$ ~2 r
1902347 SYSTEM_CAPTURE PRINT Prints all sheets if one sheet is specified as the print range
& `8 f0 C* p2 j/ G M+ [2182607 SYSTEM_CAPTURE PRINT System Capture crashing while trying to print! p5 p# o: g! S: D) |9 r% B
2342128 SYSTEM_CAPTURE PRINT The right edge of the options area is cutoff( z4 b& X5 S1 C2 M$ b4 l5 Y
2106307 SYSTEM_CAPTURE PROPERTY_EDIT An orphaned VOLTAGE property gets attached to the page border
0 F/ P/ S, E8 o! C' }# C! f0 D2080707 SYSTEM_CAPTURE SELECTION_FIL Cannot select component that has a block shape drawn around it.
5 V4 m5 N7 P& @# S$ @; [2141023 SYSTEM_CAPTURE SELECTION_FIL Place drawing objects behind the components
2 `% v. ~. I! @ M3 p# o* B1 M6 k2041272 SYSTEM_CAPTURE SMART_PDF Smart PDF displays extra box outline if component is selected }' F. m3 a# i) v8 B
2065768 SYSTEM_CAPTURE SMART_PDF Custom Variable in Table Object not getting passed to PDF
# z6 h; x0 W3 G# o" C2269518 SYSTEM_CAPTURE SMART_PDF PLM system cannot process older versions of Smart PDF files
! W! \% `' R4 r& N! g2298673 SYSTEM_CAPTURE SMART_PDF Smart PDF crashing when Remote Desktop Connection is used
& F2 v/ }5 y5 ~4 |/ w4 t1 H8 f& }2318787 SYSTEM_CAPTURE SYMBOL_GRAPHI Pin numbers overlap bubble pin stubs
. i/ p7 J; K' P/ c6 @2082594 SYSTEM_CAPTURE UI Component Replace should seed the Component Browser with the part's existing properties$ Y: w2 p/ z0 d' L
2218534 SYSTEM_CAPTURE UI 'Auto Create Differential Pairs' command missing from the Tools menu
; H: V9 Z4 d5 A- \+ L2221714 SYSTEM_CAPTURE UI 'Tools - Auto Create Differential Pairs' menu option is missing
4 e7 p6 O8 E4 j6 |) @7 E; e2269532 SYSTEM_CAPTURE UI Voltage values missing and incorrect names displayed for power symbols' H0 f5 O$ u+ Z
2274042 SYSTEM_CAPTURE UI Bus tap bit number XY location and symbol colors changing5 a9 F6 n1 F X7 W2 b9 _
2354836 SYSTEM_CAPTURE UI Moving objects causes it to appear very far off the page. t, m i8 Q# t2 c' }5 W
2361110 SYSTEM_CAPTURE UI Moving a border shape with a text box inside causes both to disappear2 K) q' T4 ]6 Y8 f
2193445 SYSTEM_CAPTURE VARIANT_MANAG Box object prevents selecting a part in the variant view
: ^; `: A2 ~5 |' X8 [( \' A2283596 SYSTEM_CAPTURE VERSION_ON_SA Misleading message displayed when a user did not have the required privileges
! T# [0 q" Q2 q+ h2010029 SYSTEM_CAPTURE WIRING Zoom is too slow when zooming into a smaller area
3 _) K* w4 \$ J9 G' Z$ u2209521 SYSTEM_CAPTURE WIRING Scalar net name 'synonym' wins and is assigned to bus* b w" S2 o3 Y, D$ M
2290743 SYSTEM_CAPTURE WIRING ALLOW_4WAY_JUNCTION directive not working as desired.
8 c: }9 q+ Y* X: s0 z2340292 SYSTEM_CAPTURE WIRING Net names move automatically when connecting a named net with an unnamed net.
! ?& \! O; x1 R$ G+ y2253244 TOPXP AMI_BUILDER Capability to build standalone Tx or Rx AMI model in Parallel Bus Analysis workflow
( i) K. ~, H: Q8 ~2296478 TOPXP GUI Auto-shorting causes duplicate SPICE R element4 R8 z. c* R9 s- t( f9 d
2305071 TOPXP GUI Difference in results at Tx power with same setup in release 17.2-2016 and release 17.4-2019
# o0 D' R+ u" Z2188372 TOPXP SYSTEMSI Channel Simulator results incorrect when IBIS CLK model is different for P/N buffer outputs
4 k; r' O5 o% M; N5 C; S/ _) x+ S2218575 TOPXP TCL Provide Tcl support for editing AMI model parameters in Topology Explorer& Z" A0 o% f" @2 M' f
2356260 TOPXP TCL Topology Explorer - Tcl commands to automate the entire Sweep Simulation needed |
|
/1 
发表于 2021-1-6 10:46
收藏
淘帖
支持！
反对！
楼主