| 
 | 
	
    
Fixed CCRs: SPB 17.4 HF013 - Date: 12-10-2020 
0 J7 `$ v% K! K1 G9 q& R" h% Q, e8 C9 ]* S 
======================================================================== 
, @, h) r* @! x/ uCCRID Product ProductLevel2 Title 
3 ^4 @+ g4 q* |=================================================================================== 
$ }1 \1 X6 a1 i' u3 Z! z& z2317991 ADW DBEDITOR Two symbols named Conn1x28_AB and EPC2 disappear from the DB editor. 
: u) o; y) v2 U4 l& v2337802 ADW DBEDITOR Saving Schematic Model Classification created several copies of the classifications and removed the original) d- K2 s# z3 T3 V$ p 
2344239 ADW DBEDITOR Symbol mt41k128m8da disappeared after checking in to EDM- U1 y# {, z& i  N/ Q4 z" b 
2331095 ADW LIBDISTRIBUTI Schematic symbol missing after undo-checkout in EDM" F9 N$ R% v$ H2 K4 `; }- M 
2347550 ADW PART_MANAGER Part Manager does not see VALUE property changes9 x( V( R1 Z! U8 M. r7 O$ ^ 
2056547 ALLEGRO_EDITOR 3D_CANVAS 3D model not shown for component with STEP file assigned 
+ R/ b& P' w4 k+ a  L$ p+ I2247481 ALLEGRO_EDITOR 3D_CANVAS Error message for bend operations being disabled in release 17.2 for rigid-flex: Cannot offset planar face to valid body 
: u1 r! r& f8 S6 f9 i! V2299554 ALLEGRO_EDITOR 3D_CANVAS Error message on starting 3D Canvas and after bending all objects regarding object outside design 
1 p& y% \2 M7 G% I% l2303282 ALLEGRO_EDITOR 3D_CANVAS Unable to bend design! A( w- \9 l- Z; U: ~  e' d" Y 
2345138 ALLEGRO_EDITOR 3D_CANVAS Bend operations are disabled: Cannot make wires with duplicate vertices 
  }3 ~/ T8 h. e+ f, Y7 `8 Z2346811 ALLEGRO_EDITOR 3D_CANVAS 3D Canvas bender engine error due to duplicate vertices 
& H8 @+ ?5 X$ @$ k& D9 M/ t2067211 ALLEGRO_EDITOR CROSS_SECTION The Cross-section Chart view in the Cross-section Editor does not remember its settings.: \- c0 `, t5 t! C 
2228181 ALLEGRO_EDITOR CROSS_SECTION Allegro PCB Editor cross-section, release 17.4-2019: Pressing 'Enter' does not move to next field 
6 s% R: a2 q; e; ]2210674 ALLEGRO_EDITOR DATABASE BGA component is split on moving between zones' [2 s2 I( ?0 l! l! v2 g- Q; l 
2260964 ALLEGRO_EDITOR DATABASE Backdrill via replacing fails in release 17.2-2016, HotFix 062 and HotFix 066 but ok in HotFix 050 and Hotfix 0655 }  a) Y- m3 J3 X' D 
2291817 ALLEGRO_EDITOR DATABASE Corrupt .brd file causes Allegro PCB Editor to quit on running database check 
5 N" H* E; U4 ^& C' }. R' V2317130 ALLEGRO_EDITOR DATABASE Message to upgrade appears on opening DRA files created in release 17.2-2016 even if saved in release 17.4-2019, q$ V8 D$ `6 o 
2357413 ALLEGRO_EDITOR DATABASE Import Sub-Drawing (clipboard) stops responding with Venture license: Completes with warning using PCB Designer license 
0 F$ z9 R8 X7 |2037361 ALLEGRO_EDITOR DFM DRC not flagged for soldermask features drawn with a line to pin, via, or shape soldermask features 
/ T. k& g: u9 A8 h2079204 ALLEGRO_EDITOR DFM Enabling option to update analysis mode and run DesignTrue DFM wizard causes PCB Editor to exit. I& q0 q2 L& k; b  a9 F 
2087181 ALLEGRO_EDITOR DFM DFM reporting false positive hole to hole with stacked microvias 
# K+ E" i+ \* L2272112 ALLEGRO_EDITOR DFM Mask: Exposed etch area does not work for cline& m2 }; T2 Q) K+ |3 Z% }  c 
2341080 ALLEGRO_EDITOR DRAFTING Allegro PCB Editor crashes on moving module 
; A: g. y1 X" L2348334 ALLEGRO_EDITOR DRAFTING Allegro PCB Editor crashes on Component Move4 X& Z3 Q% _  y" Y$ W 
2271904 ALLEGRO_EDITOR DRC_CONSTR DRC missing for static shape which has an overlap with Route Keepout8 w* ^+ n: X# q" h/ X) E0 w& f. W 
2341989 ALLEGRO_EDITOR DRC_CONSTR Allegro PCB Editor crashes while performing Update DRC." B& _1 E2 e: \/ e/ ?) Y6 F4 s 
2180397 ALLEGRO_EDITOR EDIT_ETCH OrCAD/Allegro PCB Editor stops responding during add route9 [* f( Y3 f2 a* m1 Z" ^+ N" D) k 
2185709 ALLEGRO_EDITOR EDIT_ETCH Film Area Report stops responding 
: {: ~& w& {8 o  y. [1 |2341753 ALLEGRO_EDITOR EDIT_ETCH Random crash of Allegro PCB Editor0 g8 V. J# w: ~9 r$ w5 p 
2267702 ALLEGRO_EDITOR EDIT_SHAPE 'Edit - Split Plane - Create' crashing Allegro PCB Editor 
9 a$ \& L3 L# m5 p2175472 ALLEGRO_EDITOR GRAPHICS Infinite cursor disappears when dragging a component to a new location.& C" ~; K/ n5 J* @, Y, z 
2184194 ALLEGRO_EDITOR INTERACTIV New Via Array command usage model issues: Clicking to place vias leads to selection of shapes 
) q7 e7 D& H# G7 ?5 A8 P/ Q2242133 ALLEGRO_EDITOR INTERACTIV Line arc with line font and width not displaying correctly- x+ |8 w, ]  ?* I9 I0 f 
2244420 ALLEGRO_EDITOR INTERACTIV Highlight SOV is not flagging clines that are within sov_spacing( R- `7 o* G5 k# z8 r 
2293704 ALLEGRO_EDITOR INTERACTIV "Oops" command during 'add rarc' command does not revert back to snap grid of cursor* {( _1 [- X/ S 
2304773 ALLEGRO_EDITOR INTERACTIV Cross-probe with Capture prevents subsequent part selection in Placement Edit Mode 
/ z  p# u( ]$ Q/ U- V# U5 b2309994 ALLEGRO_EDITOR INTERACTIV Place -> Via array cannot be placed after preview by clicking on shape in release 17.4-2019 
1 s! |$ b0 o/ y/ \- u& E7 ^! }2312593 ALLEGRO_EDITOR INTERACTIV Cannot commit Via Array placement within a shape using Single Side option 
/ h- X( x4 e# W2315052 ALLEGRO_EDITOR INTERACTIV Cross-probing issue when multiple parts are highlighted in Capture, sometimes not highlighted in PCB Editor.6 \" T, X( d1 U! F, }. \ 
2321401 ALLEGRO_EDITOR INTERACTIV Cross-probing issue when selecting multiple parts in OrCAD Capture: Does not highlight those in PCB Editor 
0 K4 i/ `. e% g5 _! Q3 J. K2324879 ALLEGRO_EDITOR INTERACTIV Rotate with function key followed by 'ix' moves component to unexpected location, U- b# @+ H3 Z9 c# S+ z( Y( @ 
2334085 ALLEGRO_EDITOR INTERACTIV Data tips not appearing if cursor moved quickly to next element.8 E5 A+ x; t8 m7 v. e. n5 G 
2346770 ALLEGRO_EDITOR INTERACTIV Unable to place Via array on shape with Array Parameters "Type" as "Single Side" 
! K! b1 p# \! s0 ^( b" \2347531 ALLEGRO_EDITOR INTERACTIV Copy command results in wrong location while using 'oops' followed by new position in release 17.4- m( o* Z9 M/ O1 J 
2360755 ALLEGRO_EDITOR INTERACTIV Rotate with funckey moves Symbol 
* ?+ n2 ^; t6 I# e8 t2366514 ALLEGRO_EDITOR INTERACTIV Cross-probe issue in PCB Editor and Capture CIS in release 17.4-2019, HotFix 012: No element found1 [  l0 h5 O2 F3 e 
2132582 ALLEGRO_EDITOR IN_DESIGN_ANA Messaging in command window does not appear in the journal file. 
# ~/ j/ T/ t- u4 l) Q2306827 ALLEGRO_EDITOR IN_DESIGN_ANA Rise Time and GeoWindow max value limitation to 1000mil and 1000ps: a+ X& x& U' \+ n8 m2 g 
2121233 ALLEGRO_EDITOR IPC Exporting IPC2581 from board is not including tolPlus and tolMinus for thickness of TOP and BOTTOM4 n  Q+ b0 w7 N, \1 w 
2295545 ALLEGRO_EDITOR PAD_EDITOR Import of XML for pad stacks not working as expected: Pad files not generated, ^. u0 b. t7 A2 Y+ [ 
2286761 ALLEGRO_EDITOR PLACEMENT Not able to place via array around void in release 17.4-2019 while it is working fine in release 17.2-2016.- J) D" }0 A6 R/ _# b" l 
2309866 ALLEGRO_EDITOR PORTING Allegro PCB Editor performance issue - slowness with Xorg high CPU occupancy rate6 M$ y) y0 u- C9 @+ I( v5 h# l 
2350452 ALLEGRO_EDITOR SCRIPTS Incorrect table (vertical) header popup in release 17.4-2019- [5 |* T2 T) I' k2 K/ b" s 
2125268 ALLEGRO_EDITOR SHAPE When shape outline is located at specific area, shape is not working correctly., J7 I% n# M" w, s  ~3 q- m 
2342307 ALLEGRO_EDITOR SHAPE Performing operations such as voiding on shape gives error (SPMHA1-507) stating PolyBool has hit an assert" |* u/ f2 [9 W3 w( d' B2 T 
2308042 ALLEGRO_EDITOR UI_FORMS Color dialog text hidden by checkbox in Allegro PCB Editor light theme( I& n- k3 ?" N, {1 d& q 
2318019 ALLEGRO_EDITOR UI_FORMS Allegro displays garbled text% W! n" |' d1 O9 O+ R0 R 
2338953 ALLEGRO_EDITOR UI_FORMS Scroll zoom and arrows pan do not work when certain commands are active) s, y- v! ]) s  A' G 
2345208 ALLEGRO_EDITOR UI_FORMS Change event does not work well in String field of Grid in form 
1 i; F. z7 a- Z% K' C) ]2351653 ALLEGRO_EDITOR UI_FORMS Cannot switch to other alias or funckey unless command is canceled after setting Alias or funckey for zcopy shape 
# ?/ s* E( ]- M4 P+ Z" g2353126 ALLEGRO_EDITOR UI_FORMS The POPUP fields in Test Form have a triangle sign 
  d- ^' F0 A4 q2363394 ALLEGRO_EDITOR UI_FORMS Padpath text hidden in Allegro PCB Editor in light theme 
8 _3 a0 n6 d0 ?2257512 ALLEGRO_EDITOR UI_GENERAL Split view Horizontal and Vertical are mixed up 
4 p+ R  i9 n; G" H- G3 ~( r2262412 ALLEGRO_EDITOR UI_GENERAL Allegro PCB Editor crashes on using SKILL GRPDrwUpdate() API because GRPDRWDATA->hwnd is not initialized 
  d$ c8 Q' e% M  G' c2265250 ALLEGRO_EDITOR UI_GENERAL Checkbox not center justified in Grid form in release 17.4-2019 
) h$ c1 g: d+ \2 P2271500 ALLEGRO_EDITOR UI_GENERAL Very slow switching between views with infinite cursor 
$ H: B$ o% P, b8 N3 o' j2293753 ALLEGRO_EDITOR UI_GENERAL Issue with using SKILL in Design Workflow: PCB Editor command does not run if added after SKILL command in a task 
  Y: ^% _8 J& w- X4 p  V, I2301681 ALLEGRO_EDITOR UI_GENERAL The Edit>Text command in the layout is creating cursor overlap while editing the text. 
0 j# p6 q0 M6 X6 {2302399 ALLEGRO_EDITOR UI_GENERAL Edit Text display issues with insert mode: Not redrawn after text edit done, showing old removed characters* ^' t+ r1 e/ y8 s! \' y 
2315467 ALLEGRO_EDITOR UI_GENERAL The border option does not work for text fields depending on other fields around it( u8 B. [' S, K& r& \ 
2322601 ALLEGRO_EDITOR UI_GENERAL The cursor disappears when editing a shape area and drag edge if infinite cursor type is being used.( L& D" C9 O5 @- f7 e4 x9 j0 o 
2324334 ALLEGRO_EDITOR UI_GENERAL Menu entry missing using OrCAD Professional or OrCAD Standard license for Tools - Padstack - Refresh. \/ ~# \7 u; O) O- B, k9 Q/ A 
2337176 ALLEGRO_EDITOR UI_GENERAL Visibility pane cannot be correctly resized 
" Q5 D/ H2 e& C7 f4 j2 e% E8 s2338704 ALLEGRO_EDITOR UI_GENERAL Cyrillic text not shown correctly. 
1 K3 Z* i  J7 Z. J2341742 ALLEGRO_EDITOR UI_GENERAL allgro_lock_toolbar resets on restarting Allegro PCB Editor 
8 t, C6 W& e% C5 k+ V2341757 ALLEGRO_EDITOR UI_GENERAL Textbox size is small: Cannot enter value for spacing to align components.* V$ R8 h$ |% A. u 
2345084 ALLEGRO_EDITOR UI_GENERAL World view not working correctly and does not display cutout with latest hotfix of release 17.4-2019 
! k& E; s) l/ h2 \2347282 ALLEGRO_EDITOR UI_GENERAL Very slow view loading and redraw in release 17.4-2019 hotfix./ M! [. I: v8 Z  w+ n" K 
2354524 ALLEGRO_EDITOR UI_GENERAL Large space in command line between command prompt and typed text 
1 |. B$ h0 K  r, I# Q2356220 ALLEGRO_EDITOR UI_GENERAL Window size is bigger in release 17.4-2019 compared to release 17.2-2016 because of white space# R! Y6 R! b2 r, E4 p" h  W& | 
2356985 ALLEGRO_EDITOR UI_GENERAL Cannot shrink menus to min size" w' L. N. N, R/ h7 T 
2357540 ALLEGRO_EDITOR UI_GENERAL axlUIWTimerAdd() function not generating elapsed time correctly in release 17.4-2019 
8 I# {1 k' [8 @) ]/ p2359766 ALLEGRO_EDITOR UI_GENERAL When using Edit > Text in release 17.4-2019, the cursor under the text turns into a gray/white bar 
: C# k* ?% g, t( R2168386 ALLEGRO_EDITOR ZONES Bend Area also bends the rigid part, t% ]2 t2 u" [. n2 ] 
2078434 ALLEGRO_PROD_TOOLB CORE Shield Router - cline end caps treated differently than cline-segment end caps% }% d, m: x2 z" R 
2101020 ALLEGRO_PROD_TOOLB CORE Productivity Toolbox Z-DRC with multiple net classes: script selects only the last two classes in a group 
- m& k4 l: u0 v4 v2 i) `! x2150291 ALLEGRO_PROD_TOOLB CORE PCB design compare cannot compare Cross-section layer name with space. d. e' ~5 G  R3 d1 v 
2075523 ALTM_TRANSLATOR CAPTURE Translation issues with third-party PCB and Schematic& f9 Y$ x3 M, \0 B+ o: r5 { 
2336558 APD DATABASE AREF degassing for Gerber export  Y7 h4 G+ G  x* u* P& [ 
2222216 APD LOGIC Part is not highlighting in Logic -> Edit Part List- B2 s8 X% v6 ~) n1 H/ c- C 
2354236 APD UI_GENERAL Manufacture - Artwork: Wire bonds visible when Film view selected 
. R  I: |1 s, l& y2249404 CAPTURE GENERAL Place Part > Add Library > Browse dialog stop taking key board input after Create PCB Netlist 
! S( l+ @  f/ Z& U1 @2199790 CAPTURE NETLISTS Netlisting from command prompt gives different results in release 17.4-2019 and 17.2-2016" ?9 W  w+ \) @) D. @6 ~: n4 l0 P 
2340813 CAPTURE OPTIONS OrCAD Capture changes canvas theme after PDF export) P" q3 L- j! k: y 
2343788 CAPTURE OPTIONS Export PDF changes color scheme of schematic" ?9 s/ A7 L0 d4 Y: {* t 
2213702 CAPTURE SCHEMATIC_EDI Wire signal, which is part of NetGroup, on top level of a hierarchical design is not shown in signals command results. 
  \% e* B% N) l7 r, [& x2264254 CAPTURE SCHEMATIC_EDI Crystal Report from Capture in release 17.2-2016 does not display Japanese characters correctly 
5 N( u  F6 {' L* a# D+ r2278930 CLOUD_INFRA COMPONENT_EXT Unable to get parts from third-party Search Provider 
: q4 W$ S+ Q: ]  C& |* v" q% m7 b2313388 CLOUD_INFRA STARTPAGE Capture starts slowly when Start page is enabled 
5 f- u5 _) O) e' G2332357 CONCEPT_HDL CORE Unable to backannotate or perform 'design sync' from PCB Editor to Capture 
. t1 l6 C! ]7 s2 S% s+ |3 [4 R2333126 CONCEPT_HDL CORE Design sync fails when the temp folder is missing in root directory 
2 f, a( Q. ?' S* W) U2 a3 w2306359 CONSTRAINT_MGR ANALYSIS RPD Match Group DRC errors occur after refreshing symbol for silkscreen corrections. 
' F* m; x( _- M. _) y2239908 CONSTRAINT_MGR CONCEPT_HDL Cross-probe is not enabled in pre-select and post-select mode in Allegro Design Entry HDL. 
+ {2 K  R: j7 b6 @$ G# ^& s2307873 CONSTRAINT_MGR CONCEPT_HDL Cross probing disabled in PCB Editor when adding net to a Class in Constraint Manager.1 O2 H$ o* M( `, g; v% s! P 
2238753 CONSTRAINT_MGR DATABASE Pin delays in Constraint Manager showing 3 digits resolution even if pin delay is defined with 4 digits1 c5 ~, m; X6 o+ N1 G7 k  E# E 
2351214 CONSTRAINT_MGR ECS_APPLY Importing constraint file in OVERWRITE mode does not delete some ECSETS permanently+ ]) x* }- B4 F% K0 S" k" j2 ~, u 
2226652 CONSTRAINT_MGR UI_FORMS Release 17.4-2019, Constraint Manager: Height of column headers is too large8 t/ J* ~5 f0 x6 N: d, \( h 
2226663 CONSTRAINT_MGR UI_FORMS Release 17.4-2019, Constraint Manager: Cannot auto set column width by double-click! t$ q) P  U0 o$ f& z8 F 
2341522 CONSTRAINT_MGR UI_FORMS Release 17.4-2019: Filtering in CM for Prefix or Suffix does not work 
% c' V1 Q6 u+ Y+ ]# e. ~  M2251671 PCB_LIBRARIAN SYMBOL_EDITOR Drawing or custom shape shows small overlap after reset origin6 u$ Y8 d+ N, ?& M% A  ` 
2306865 PSPICE LIBRARIES QVBICN model issue: Model and implementation pin mismatch and part moved to different library2 y6 }4 V9 I/ B9 w6 x- s 
2345948 PSPICE LIBRARIES Default PSpice component cannot be placed from PSpice Search 
" e8 D: y- d. ?' w+ r- i( Q6 q, ~2346793 PSPICE LIBRARIES PSpice install has issues finding "XFRM_NONLIN…" parts. 
- [- `. [, a0 O2 a6 U6 L2320996 PSPICE TI_CONTRACT Library update causes simulation errors (ORPSIM-15115 and ORPSIM-15107) 
/ i! x  j3 `3 V( Q/ d& P2358318 PULSE ADHOC Allegro System Capture crashing when copying or pasting part or adding new part to design 
' m# b  B/ e2 b9 I2359260 PULSE ADHOC Commits are denied and incorrect status/versions displayed in Project pane 
: G) w4 q2 e' ~3 N2 Z, g; X2341542 PULSE CORE Versions from Pulse Server using FQDN & Intermediate Cert. Authority (Atom): Control & ad hoc collaboration not working 
; @' h  i9 T% `( T4 q2262023 PULSE UNIFIED_SEARC Some object types being ignored during release 17.2 to 17.4 EDM database uprev  {5 ], c; H3 S4 }. ]- J8 S 
2356310 PULSE UNIFIED_SEARC Unified Search text color should be much darker in the results section' Z! x* }, R. M 
2329757 PULSE VERSION_ON_SA Pulse tray not launching 
+ l- U: K) }; f& h( O2 K" s2311689 SCM OTHER SCM crashes during port assignment) ?! S2 [* D4 G$ N: H+ o5 U 
2339272 SIP_LAYOUT UI_FORMS Latency observed in APD Plus in release 17.4-2019 when running SKILL code 
& O3 {9 R( `! l/ T( l' q2345888 SIP_LAYOUT WLP Advanced thieving patterns in .gds shifted after stream out9 c( d( k2 [6 W) W) | 
2356097 SIP_LAYOUT WLP Importing external DRCs results in error 
9 y; n0 K3 B# _% K9 ~: m1972290 SYSTEMSI COMMON case-insensitive in mcp header editor2 O0 l4 _  k7 Y1 z4 d; U2 X1 f 
2139994 SYSTEM_CAPTURE CAPTURE_IMPOR Importing OrCAD Capture designs fails for spaces in package name% _% [& {. ~6 c" J4 K 
1814813 SYSTEM_CAPTURE COMPONENT_BRO System Capture session log should specify the CDS_SITE path for the current session" i& P3 B4 u# N 
2089112 SYSTEM_CAPTURE CONSTRAINT_MA Constraints are imported as read-only in System Capture from a DE-HDL design9 n! s6 H) \$ q; U4 W 
2242032 SYSTEM_CAPTURE CONSTRAINT_MA XNets issues in designs migrated from release 17.2-2016: Cannot add XNets across some resistors after removing, U% u% g# ?0 Z* G 
2334411 SYSTEM_CAPTURE HSS_DESIGNEDI Packaging Options for Block dialog, Reference Designators tab: Sample text for both suffix and prefix is the same 
( k" W: o3 b3 g5 G: e0 E1893897 SYSTEM_CAPTURE IMPORT_DEHDL_ Notes in Japanese from DE-HDL designs do not import correctly into System Capture9 u9 _0 w! Z4 m: c- E7 ` 
1983793 SYSTEM_CAPTURE IMPORT_DEHDL_ The ground symbol differs from the power symbol: V+ `/ @, G5 X  K5 r 
2025950 SYSTEM_CAPTURE IMPORT_DEHDL_ Broken connectivity on imported ground symbols, z- y7 `$ Q0 `2 J( w4 B 
1969979 SYSTEM_CAPTURE MISCELLANEOUS 'Power_Group' property not working correctly with System Capture 
" H" c6 c- H. u+ {2006600 SYSTEM_CAPTURE NAVLINKS Placement of navigation links: placed on top of port/off page symbol and inconsistent alignment* I' ]4 H. j/ K! r, {8 i* |8 b 
2018961 SYSTEM_CAPTURE PERFORMANCE Moving objects and/or groups of objects is very sluggish; X* R$ n* P/ ?6 {% }% Q8 h 
2084693 SYSTEM_CAPTURE PERFORMANCE Performance improvement required in System Capture. k( H! k# S0 A5 \ 
2114146 SYSTEM_CAPTURE PERFORMANCE Design takes a good amount of time to open 
& S6 e) p. {; M9 T' Z- {1902347 SYSTEM_CAPTURE PRINT Prints all sheets if one sheet is specified as the print range 
' n3 a& r- W+ u6 ]2182607 SYSTEM_CAPTURE PRINT System Capture crashing while trying to print) o1 T: M" a" i0 g 
2342128 SYSTEM_CAPTURE PRINT The right edge of the options area is cutoff4 w, d+ V2 ~. d1 W) x 
2106307 SYSTEM_CAPTURE PROPERTY_EDIT An orphaned VOLTAGE property gets attached to the page border 
- L$ t9 \/ V& K# J5 D$ n1 V& J+ M6 @2080707 SYSTEM_CAPTURE SELECTION_FIL Cannot select component that has a block shape drawn around it. 
4 `8 r/ X) _; k% |: c5 M2141023 SYSTEM_CAPTURE SELECTION_FIL Place drawing objects behind the components 
' u. o  Y/ p4 s7 p" i; {0 u5 j2041272 SYSTEM_CAPTURE SMART_PDF Smart PDF displays extra box outline if component is selected 
/ i. G5 g# h* x( |# Y, R2065768 SYSTEM_CAPTURE SMART_PDF Custom Variable in Table Object not getting passed to PDF" u& \, L2 b. h 
2269518 SYSTEM_CAPTURE SMART_PDF PLM system cannot process older versions of Smart PDF files 
4 V+ m% k6 o3 j2298673 SYSTEM_CAPTURE SMART_PDF Smart PDF crashing when Remote Desktop Connection is used' H5 I; B) Q; w+ e( D- ~% ^7 I1 ~ 
2318787 SYSTEM_CAPTURE SYMBOL_GRAPHI Pin numbers overlap bubble pin stubs 
; h* i9 H' O( b) O2082594 SYSTEM_CAPTURE UI Component Replace should seed the Component Browser with the part's existing properties 
* w) f5 T6 c( h2218534 SYSTEM_CAPTURE UI 'Auto Create Differential Pairs' command missing from the Tools menu! R' n5 y0 Q( J: n3 ` 
2221714 SYSTEM_CAPTURE UI 'Tools - Auto Create Differential Pairs' menu option is missing 
+ T9 a) T' F- z( M6 r' O' z  y1 b% d2269532 SYSTEM_CAPTURE UI Voltage values missing and incorrect names displayed for power symbols 
7 t7 Y6 R7 t: K* g7 N3 f1 k# ^2274042 SYSTEM_CAPTURE UI Bus tap bit number XY location and symbol colors changing 
* I6 I7 Y- B; D" C8 L2354836 SYSTEM_CAPTURE UI Moving objects causes it to appear very far off the page 
; B6 ~. G% |9 G$ h' q2361110 SYSTEM_CAPTURE UI Moving a border shape with a text box inside causes both to disappear* L9 M4 L; ^3 y; C 
2193445 SYSTEM_CAPTURE VARIANT_MANAG Box object prevents selecting a part in the variant view 
- ^. v/ p9 ]& P4 O9 f2283596 SYSTEM_CAPTURE VERSION_ON_SA Misleading message displayed when a user did not have the required privileges; y* A7 p# c0 V2 p2 K$ r8 g7 ] 
2010029 SYSTEM_CAPTURE WIRING Zoom is too slow when zooming into a smaller area 
% \, }( r: o4 `9 w' U2209521 SYSTEM_CAPTURE WIRING Scalar net name 'synonym' wins and is assigned to bus1 W, b7 g% G% `2 i  w9 c2 U7 l 
2290743 SYSTEM_CAPTURE WIRING ALLOW_4WAY_JUNCTION directive not working as desired. 
! H, {% n2 W2 P$ c2340292 SYSTEM_CAPTURE WIRING Net names move automatically when connecting a named net with an unnamed net. 
- O( P4 Q  J9 I, g5 @9 {2253244 TOPXP AMI_BUILDER Capability to build standalone Tx or Rx AMI model in Parallel Bus Analysis workflow 
$ v& Z9 V2 U8 L( E# P( e. g* M8 {2296478 TOPXP GUI Auto-shorting causes duplicate SPICE R element 
2 o4 |) |/ [  n2305071 TOPXP GUI Difference in results at Tx power with same setup in release 17.2-2016 and release 17.4-2019+ P& ~! a% {5 s8 h7 o8 k0 c$ R 
2188372 TOPXP SYSTEMSI Channel Simulator results incorrect when IBIS CLK model is different for P/N buffer outputs, l, n4 D* G, U2 ^0 h& o 
2218575 TOPXP TCL Provide Tcl support for editing AMI model parameters in Topology Explorer 
6 @( m( S. y: G2 P2356260 TOPXP TCL Topology Explorer - Tcl commands to automate the entire Sweep Simulation needed |   
 
 
 
 |