|
|
帮助楼主补充以下Fixed CCRs信息，谢谢楼主：* A+ }- ]+ O3 c0 O' u% A' Y/ ]
9 `5 J1 J, _- W6 I/ d
6 v( S1 p$ I% |3 I. i7 Z: h5 f
Fixed CCRs: SPB 17.2 HF059# X, I9 I3 u4 I; ^7 L# `# z$ k
09-13-2019
H/ @: g1 ]* ]4 y: a$ S========================================================================================================================================================% I) M, A8 W* ]( `4 e# g8 @
CCRID Product ProductLevel2 Title, ~" I5 C, U8 J: O0 Y& U) F& a% b9 x
========================================================================================================================================================
, c5 V' V4 g c- U2112454 ADW DBEDITOR Icons in DBEditor do not start applications after renaming a model
, u' z! U+ t5 F2120548 ADW LIBIMPORT Missing alternate footprints from vault area after library import.
0 N" W, [" u6 Z2143314 ADW PART_BROWSER Component Browser does not start after installing HotFix 057 of release 17.2-2016. Y. n: i5 ~% T. N) W! G# ]# O* ]& H3 p
2122302 ALLEGRO_EDITOR ARTWORK Coverlay details not being output to Artwork data as per the visibility
& _* T+ ?! U% m' {2135521 ALLEGRO_EDITOR ARTWORK Artwork dimensions do not match Allegro PCB Editor! d6 P& w$ G0 t# g7 I- y
2054584 ALLEGRO_EDITOR DATABASE Through hole mechanical pin in zone area without Soldermask Top still shows a pad on Soldermask Top5 p1 f# q# k2 X1 x8 d
2111444 ALLEGRO_EDITOR DATABASE No soldermask for mechanical holes within zone
: I8 y# v1 j5 Q) G/ @" ~2115596 ALLEGRO_EDITOR DATABASE Unused Pad Suppression removes pin connected to shape using Net_short property1 s6 p& U4 W7 X1 Z# @0 V
2135436 ALLEGRO_EDITOR EDIT_ETCH Allegro PCB Editor crashes when routing with VOID_SAME_NET property on cline# `+ B. M" }$ {+ U
1825020 ALLEGRO_EDITOR INTERACTIV GUI ( Quickplace ) not adjusted to current resolution
8 O$ m3 B: l( N1 i. W8 T1949705 ALLEGRO_EDITOR INTERACTIV Quickplace GUI not adjusted to lower resolution' Y) V% V8 L+ n
2023090 ALLEGRO_EDITOR INTERACTIV Dialog boxes do not fit vertically on the screen* S' e8 @8 m) N# `; E4 x: _
2109940 ALLEGRO_EDITOR INTERACTIV Quickplace pop-up window does not fit vertically on the screen
5 X# @2 R4 I$ z+ l2136823 ALLEGRO_EDITOR INTERACTIV Cannot resize or move dialog box to access buttons, d o' {$ U+ L- a
2116748 ALLEGRO_EDITOR IN_DESIGN_ANA Impedance vision data not available for cline segments for some nets
4 J Z! R1 ~8 N9 S$ u! G. }2138977 ALLEGRO_EDITOR IN_DESIGN_ANA Impedance check results are incorrect and Crosstalk analysis stops running after updating to HotFix 057% ]1 m% D7 @3 ~: b1 C
2132628 ALLEGRO_EDITOR NC Improve the User Preference description for BACKDRILL_OVERSIZE_OPTION2 X, N5 E6 J& q; Z0 a& d0 E( H) b1 w
2152244 ALLEGRO_EDITOR SCHEM_FTB Netrev.lst is written in the package folder
) D0 f# j# c. H3 c7 `0 g9 ], v9 a, I2152493 ALLEGRO_EDITOR SCHEM_FTB netrev.lst is not created in the correct folder - error displayed for neltist import: t3 B6 i. k: W( Y
2104559 ALLEGRO_EDITOR SHAPE PCB Editor crashes while performing shape operation 'andnot'; R' }# {& R4 K. j- f
2108207 ALLEGRO_EDITOR SHAPE No Void Overlap option is not working in AMB
, ^3 F! V/ h+ d$ i* k- ?9 v2125571 ALLEGRO_EDITOR SHAPE Allegro PCB Editor crashes for a RAVEL rule
" [1 Y1 D& W, U/ k" k+ A2140707 ALLEGRO_EDITOR SHAPE Allegro PCB Editor crashes on creating dynamic shape
7 H7 Z, J) X$ L2078434 ALLEGRO_PROD_TOOLB CORE Shield Router - cline end caps treated differently than cline-segment end caps* W4 S5 U+ f( B/ a
2101020 ALLEGRO_PROD_TOOLB CORE Productivity Toolbox Z-DRC with multiple net classes: script selects only the last two classes in a group
4 o; h0 i9 O4 Q, H$ D" Q/ F+ e2029279 CAPTURE SCHEMATICS Slow response when selecting parts in schematic
4 {( [# C8 i) F2039931 CAPTURE SCHEMATICS Slowness in OrCAD Capture when ITC is enabled
2 e6 Z" i# m' L/ y* m9 n2106942 CAPTURE SCHEMATICS Inter-tool communication needs to be disabled to resolve the lag issues in Capture
: P4 `- W; y0 ~/ R, B2131683 RF_PCB ROUTING PCB Editor stops responding on using RF - Add Connect' V5 C* F) r( y* X$ m
2126505 SCM OTHER Thevenin Termination dialog displays resistors incorrectly; V8 `+ h& Q) S; `% Z1 v
2102383 SIP_LAYOUT WLP Advanced WLP Non-standard fillets not working properly: fillets not added |
|
/1 
发表于 2019-10-10 10:00
收藏
淘帖
支持！
反对！
楼主
