| 
 | 
	
    
帮助楼主补充以下Fixed CCRs信息,谢谢楼主: 
4 W$ m* k2 h4 G7 o( A$ E, o 
0 u1 j/ T  G0 D4 p1 t, O# F' O8 j  v) ]7 V4 L 
Fixed CCRs: SPB 17.2 HF059 
0 M) `1 r" S3 ]$ I5 A. ^0 g; H8 w09-13-20199 N9 H' S: a; A! V" M5 K 
======================================================================================================================================================== 
3 d0 u- K5 @6 A0 |  o, Z. ACCRID   Product            ProductLevel2 Title 
- q& B- S3 R7 J========================================================================================================================================================# G: R0 q" W$ E8 |2 v1 O 
2112454 ADW                DBEDITOR      Icons in DBEditor do not start applications after renaming a model. Y6 n& X4 v& \2 x 
2120548 ADW                LIBIMPORT     Missing alternate footprints from vault area after library import. 
2 _' t6 Y+ f$ y! L2143314 ADW                PART_BROWSER  Component Browser does not start after installing HotFix 057 of release 17.2-2016 
2 m2 e0 K7 x6 |, I1 m: h2122302 ALLEGRO_EDITOR     ARTWORK       Coverlay details not being output to Artwork data as per the visibility 
2 U; ~, B, x+ A4 A2135521 ALLEGRO_EDITOR     ARTWORK       Artwork dimensions do not match Allegro PCB Editor/ V8 V8 B, }1 \( ~7 c( V" j 
2054584 ALLEGRO_EDITOR     DATABASE      Through hole mechanical pin in zone area without Soldermask Top still shows a pad on Soldermask Top 
4 v, A2 X! C  j( O" R/ f2111444 ALLEGRO_EDITOR     DATABASE      No soldermask for mechanical holes within zone 
; E* U7 C( E% t! k4 T: \2115596 ALLEGRO_EDITOR     DATABASE      Unused Pad Suppression removes pin connected to shape using Net_short property6 L6 f# w( x9 K) {6 }1 p# W" T 
2135436 ALLEGRO_EDITOR     EDIT_ETCH     Allegro PCB Editor crashes when routing with VOID_SAME_NET property on cline 
! M5 |/ W0 P1 m' q1825020 ALLEGRO_EDITOR     INTERACTIV    GUI ( Quickplace ) not adjusted to current resolution. [. E; y+ I; s  o' L1 B$ J 
1949705 ALLEGRO_EDITOR     INTERACTIV    Quickplace GUI not adjusted to lower resolution9 u( B$ l5 i! K( v! f: `; T 
2023090 ALLEGRO_EDITOR     INTERACTIV    Dialog boxes do not fit vertically on the screen, `3 ~4 W( g% X& w" i; a 
2109940 ALLEGRO_EDITOR     INTERACTIV    Quickplace pop-up window does not fit vertically on the screen; [! j3 d4 r4 H, P 
2136823 ALLEGRO_EDITOR     INTERACTIV    Cannot resize or move dialog box to access buttons 
& n- k$ j& W' J) R( {' Y2116748 ALLEGRO_EDITOR     IN_DESIGN_ANA Impedance vision data not available for cline segments for some nets- q: I5 y' N8 g* \ 
2138977 ALLEGRO_EDITOR     IN_DESIGN_ANA Impedance check results are incorrect and Crosstalk analysis stops running after updating to HotFix 057 
5 U. P0 B3 V5 t9 I# m2132628 ALLEGRO_EDITOR     NC            Improve the User Preference description for BACKDRILL_OVERSIZE_OPTION9 A" e/ I" J! P9 f7 W) u, W 
2152244 ALLEGRO_EDITOR     SCHEM_FTB     Netrev.lst is written in the package folder 
0 ]/ T$ D0 F+ X" `+ w/ S  _5 Q- j2152493 ALLEGRO_EDITOR     SCHEM_FTB     netrev.lst is not created in the correct folder - error displayed for neltist import# {1 G. F. _; l 
2104559 ALLEGRO_EDITOR     SHAPE         PCB Editor crashes while performing shape operation 'andnot' 
7 V+ m8 |& h! h4 R/ N# e9 F% o& ^& a2108207 ALLEGRO_EDITOR     SHAPE         No Void Overlap option is not working in AMB6 Z" R9 T' y  J/ H& m 
2125571 ALLEGRO_EDITOR     SHAPE         Allegro PCB Editor crashes for a RAVEL rule/ m' K% {" e& R1 X& T 
2140707 ALLEGRO_EDITOR     SHAPE         Allegro PCB Editor crashes on creating dynamic shape 
) N, ?4 C9 N( j. l( h4 r% ~2078434 ALLEGRO_PROD_TOOLB CORE          Shield Router - cline end caps treated differently than cline-segment end caps9 b. I* R5 t1 a1 ?5 J# J6 \& f 
2101020 ALLEGRO_PROD_TOOLB CORE          Productivity Toolbox Z-DRC with multiple net classes: script selects only the last two classes in a group 
, W; ]5 x) r, N/ m2029279 CAPTURE            SCHEMATICS    Slow response when selecting parts in schematic 
7 L3 d* S5 J$ y: P; h- S2 r1 O2039931 CAPTURE            SCHEMATICS    Slowness in OrCAD Capture when ITC is enabled4 q3 D9 \. X2 M( }: p 
2106942 CAPTURE            SCHEMATICS    Inter-tool communication needs to be disabled to resolve the lag issues in Capture) ^) E9 b( f4 X9 V# `- v 
2131683 RF_PCB             ROUTING       PCB Editor stops responding on using RF - Add Connect/ q5 M( F) p' C- q7 v 
2126505 SCM                OTHER         Thevenin Termination dialog displays resistors incorrectly4 H2 U6 t) C+ K# H 
2102383 SIP_LAYOUT         WLP           Advanced WLP Non-standard fillets not working properly: fillets not added |   
 
 
 
 |