找回密码
 注册
查看: 5811|回复: 38
打印 上一主题 下一主题

Hotfix_SPB17.20.054_wint_1of1.exe

[复制链接]

该用户从未签到

跳转到指定楼层
1#
发表于 2019-5-3 15:45 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您登录!

您需要 登录 才可以下载或查看,没有帐号?注册

x
本帖最后由 yangquan3 于 2019-5-4 15:13 编辑 $ N9 B4 H4 `+ Y5 \
: A! n  F( `' t1 X. k
Hotfix_SPB17.20.054_wint_1of1.exe
, y4 Q; ^" \% g% b下完了* p5 r  s9 A  w% \) A8 d
链接: https://pan.baidu.com/s/1r_llgvrGH_bebfSWaR7_5A 提取码: jpbn 复制这段内容后打开百度网盘手机App,操作更方便哦
3 K4 U, i) G8 c! D/ m

评分

参与人数 1威望 +1 收起 理由
bwisely + 1 热心人!

查看全部评分

该用户从未签到

推荐
发表于 2019-5-4 05:29 | 只看该作者
Fixed CCRs: SPB 17.2 HF054! R  f. J& F, r1 f5 `5 d
04-26-2019; B9 O3 Z9 I) T( X
========================================================================================================================================================
1 R$ M' j- F; J, `$ P% W6 ICCRID   Product            ProductLevel2 Title
, c# b. h# b6 x* h6 C========================================================================================================================================================2 @$ C6 t3 Z1 Y! ?, \
2060269 ADW                DBEDITOR      Unable to create ECAD type mixed-case schematic model attributes4 \' }, B, q) B& A1 N( w
2030086 ADW                LRM           Cache part_table.ptf made by LRM Update cannot be read if it has null value in key property
( J: Q$ O% F  }( i* _' n6 o- P' q6 V1975317 ADW                PART_BROWSER  Space at the end of line in CDS.LIB results in zero libraries being shown in new component browser- j7 D/ o8 [+ C5 e6 u
2076340 ADW                PART_BROWSER  .helix folder needs to be deleted for PTF changes to take effect and to convert a design to cache6 E+ V! f( ?& o# J, }4 O/ [8 g3 p; w
2025147 ADW                TDO-SHAREPOIN Design Management stops responding when a board file is deleted and then checked in with the same name# a* f" j: d* a
2025201 ADW                TDO-SHAREPOIN Getting error message (SPDWSD-20) when logging in to team design
( i; o# n- A* L: S8 S" X6 Z5 J2056694 ADW                TDO-SHAREPOIN Design Management stops responding on checking in an object with the same name as a previously deleted object
' C* |4 n* @1 H( Y7 S2054243 ALLEGRO_EDITOR     3D_CANVAS     Plating is not shown on stacked vias in 3D canvas
& N3 k& _0 F+ Q7 m2054327 ALLEGRO_EDITOR     3D_CANVAS     3D Canvas error: All bend operations are disabled due to licensing and/or DLL installation5 G$ r7 ^- O# {1 x. p: {8 s
2044980 ALLEGRO_EDITOR     ARTWORK       'Import - Artwork': PCB Editor stops responding and no artworks are loaded
+ O- F, ]. l1 x2060489 ALLEGRO_EDITOR     COLOR         SKILL axlGlobalVisibility() issue in a partition file: VIA/SOLDERMASK_TOP subclass visibility not turned off
1 J; x! |( P: j2072695 ALLEGRO_EDITOR     COLOR         Clines of colored nets not colored when 'display_nohighlight_priority' is set
: E; E2 `% h. D  J9 r1 P2 s2061203 ALLEGRO_EDITOR     CROSS_SECTION Importing cross-section from single stackup to multiple stackup adding additional layers to the primary zone
% ~1 [; A6 `4 N& t2010812 ALLEGRO_EDITOR     DATABASE      PCB Editor STEP model offsets should follow origin movements
/ l' [9 Y* h* L$ }7 i: |2011993 ALLEGRO_EDITOR     DATABASE      Change STEP model mapping when Symbol Origin is changed in DRA using Setup > Change Drawing Origin
9 W# \: ]. o& K$ N$ V1 S2051596 ALLEGRO_EDITOR     DATABASE      Error for unsupported property in element" O2 ~, [, S' u
2056497 ALLEGRO_EDITOR     DATABASE      Place manual is slow
6 O+ w' q" _/ y7 W2059489 ALLEGRO_EDITOR     DATABASE      DBDOCTOR in batch mode with argument '-check_only' detects text error1 ^+ N9 M- K; f$ a7 J
2064268 ALLEGRO_EDITOR     DATABASE      PCB Editor crashes when running SKILL code! e# t  ^, r# Z& n/ _
2068588 ALLEGRO_EDITOR     DATABASE      Crash on opening release 16.6 design in 17.2-2016
2 V( ]4 Y& J+ N5 E; b2079131 ALLEGRO_EDITOR     DATABASE      axlChangeNet crashes PCB Editor in fast shape mode with Microsoft Visual C++ Runtime Library Error
0 r+ n& e1 \* p$ j  }0 C' z0 t2034759 ALLEGRO_EDITOR     DFM           Importing DFT constraints on board does not assign csets to design but shows the csets
9 u1 X* P9 ?- E& ^) N$ `: @* o- c2039992 ALLEGRO_EDITOR     DFM           Cset is not set in Pastemask element of DFA when importing XML Constraint File.
* f1 ^  q0 g1 a4 O1 ~/ A% P2046824 ALLEGRO_EDITOR     EXTRACT       Extracta ECL_NETWORK View reports incorrect pin layer." N2 U' b% r; C8 S% `( s6 i
2048912 ALLEGRO_EDITOR     IPC           Running PCB Design Compare - Graphic mode reports ERROR (SPMHA1-273) 'Shape intersects with itself'
3 a) {, _2 D0 l7 p% M2066597 ALLEGRO_EDITOR     IPC           Graphical compare not completed because of self-intersecting shape locations
3 e6 c& U; b' W4 U) V2079719 ALLEGRO_EDITOR     IPC           IPC2581 import fails with error 'Failed to add (LW)POLYLINE'- ?3 u4 {; m# w: M" L
2066229 ALLEGRO_EDITOR     NC            Tool code missing in backdrill NC file on choosing 'Optimize Drill Head Travel' in NC Drill5 `& S+ h% i( V5 i9 b' `
2070379 ALLEGRO_EDITOR     NC            After running backdrill some vias are shorted to other nets6 n1 u; m$ S0 C$ y
2041881 ALLEGRO_EDITOR     PAD_EDITOR    Difference in locations of drill in pad editor and symbol editor1 i% ~1 b% A3 o1 j
2058852 ALLEGRO_EDITOR     PAD_EDITOR    Net associations lost on refreshing vias- |. S) F/ b* P$ h" W, D
2061580 ALLEGRO_EDITOR     PAD_EDITOR    Lock Layer Span settings specified in padstack editor not reflected in PCB Editor
) Y. R: y7 M: |! d& F# d2048116 ALLEGRO_EDITOR     REPORTS       Extracta command files not visible in Tools-->Reports when there is a space present in the textpath variable( F8 |, v, s1 K! H0 e4 M' B
2038949 ALLEGRO_EDITOR     SCHEM_FTB     Netrev is slow if there is an input board file with many modified components
6 G" t0 a8 |% z/ ^7 `2052758 ALLEGRO_EDITOR     SCHEM_FTB     Connectivity objects are being reported as Added and Deleted in Constraint Differences Report
8 e3 i7 m+ L; N7 w2066099 ALLEGRO_EDITOR     SCHEM_FTB     Inconsistent net names on export physical after changing net names in DE-HDL( c0 w3 g  `# c: n" k, D
2043882 ALLEGRO_EDITOR     SHAPE         Shapes not updated to 'Minimum aperture for gap width' in Global Dynamic Shape Parameters window
/ Y; N7 o/ T# T( Q2 {9 Q' i3 a  p2048483 ALLEGRO_EDITOR     SHAPE         Shapes not getting updated post backdrill update
, x+ r: D, u  u+ ^% J; B: X2052063 ALLEGRO_EDITOR     SHAPE         Cannot import IPC2581 due to 'Shape intersects with itself'- w/ ~# h6 [* B8 ~- ~, h& g
2056478 ALLEGRO_EDITOR     SHAPE         Editing shape by sliding segment causes PCB Editor to fail due to 0-length segment in shape- {# U% }6 f* {6 Q
2058017 ALLEGRO_EDITOR     SHAPE         Shape not voiding correctly when fillets are present
+ _  O& a3 f) h- x! M# F* R3 @' E0 Q5 d2066473 ALLEGRO_EDITOR     SHAPE         Teardrops create strange copper shapes2 J' ^5 F& C, d0 F3 @2 p0 N$ G
2079698 ALLEGRO_EDITOR     SHAPE         IPC2581 import fails with error 'Shapes intersects with itself'' I" a1 ]! y2 B, A: w* d3 _
2010569 ALLEGRO_EDITOR     SKILL         Using SKILL to add 'nil' to a DRC object following a 'println' statement crashes PCB Editor in HotFix 048.+ N7 i* P+ i9 i4 W8 ?. ]! P- ]
2055055 ALLEGRO_EDITOR     SKILL         Using SKILL to add a 'nil' property value to a String causes Allegro PCB Editor to crash* c' F+ E2 G, p" N; c
2023755 ALLEGRO_EDITOR     STEP          Export STEP includes enclosure even when it is not selected./ A5 Z$ G% R: s# }
1881233 ALLEGRO_EDITOR     UI_GENERAL    Green/white canvas without grid when creating a board file (File - New)
' z6 [5 u9 _% m1900525 ALLEGRO_EDITOR     UI_GENERAL    Resizing the update symbols UI causes the options to overlap and jumble up (refresh issue)
  N" K/ I* X( N( r+ z9 X2003861 ALLEGRO_EDITOR     UI_GENERAL    Same y-coordinate returned for different vertical positions when creating board outline in HotFix 048
4 Q6 G1 K6 Z* E! O% v# {, F5 f2033958 ALLEGRO_EDITOR     UI_GENERAL    Incorrect canvas display on creating a design from the Start page and then opening an existing design3 l3 }- b- ?4 X' Z# S8 x
2053496 ALLEGRO_EDITOR     UI_GENERAL    Confirmation dialog is behind canvas' N) ?$ V6 Z. e+ `  S
2054429 ALLEGRO_EDITOR     UI_GENERAL    Editor stops responding until choosing Done after clicking Zoom by Point twice+ W2 s5 C0 U2 E. B8 k6 R
2059707 ALLEGRO_EDITOR     UI_GENERAL    'HTTPS' links are not shown as hyperlinks when using allegro_html
+ A9 l; z* u2 d2063423 ALLEGRO_EDITOR     UI_GENERAL    Blocking dialog popped up by axlUIPrompt() goes behind the canvas and is hidden0 u1 M) H$ }) Q- {4 ^
2038105 APD                DRC_CONSTRAIN APD crashes on update DRC in release 16.60 [" X0 i  i# P7 S: Q2 |" l4 t
2050674 APD                PARTITION     Cannot remove C-Point from a partitioned design& C* S$ q. ]& C
2068814 APD                WIREBOND      Bond wires cross on auto-separate
% @4 ~# d6 {) v& [1967433 CAPTURE            OTHER         Cannot open DSN or OPJ files by double-clicking if Capture is already open
3 G* z4 ]) h8 ^" A0 x  q" M  E1967332 CONCEPT_HDL        COMP_BROWSER  Crash in customer environment on clicking on last row border in PIM after filtering! J- y3 Z2 M$ k
2001759 CONCEPT_HDL        COMP_BROWSER  Using Modify Component crashes Design Entry HDL0 e; H; ]# `, V5 C7 Y# z1 T* f6 L
2020788 CONCEPT_HDL        COMP_BROWSER  Intermittent crash when clicking bottom edge of part selection table in the Modify Component window7 r- \" {% x$ x( n- M- G8 m+ u- F
2053578 CONCEPT_HDL        CONSTRAINT_MG Values specified for custom properties are not preserved) u4 _1 L7 v* g1 V+ ]
2013002 CONCEPT_HDL        CORE          Ability to regenerate Netgroup names to remove '_1' suffix
9 e" G1 Q1 C, l& b: N* V) X2026637 CONCEPT_HDL        CORE          DE-HDL crashing often when launched from EDM Flow Manager
: z# \1 F) K; c4 Z2041145 CONCEPT_HDL        CORE          Set font size & color of netgroup names and netgroup taps
0 m8 r8 ~! {6 w- i0 y! z2056743 CONCEPT_HDL        CORE          NetGroups appended with _1_1, some are empty, and inconsistent in DE-HDL CM and Allegro PCB Editor CM5 |( g7 y4 Z+ ~8 r' A  I
2065889 CONCEPT_HDL        CORE          DE-HDL Modify command moves location of attached symbol properties
2 s) C5 h, V0 `5 Y5 P2074410 CONCEPT_HDL        CORE          Full net connectivity not shown in Allegro PCB Editor.% V9 d4 {* B1 `+ v+ i
2045717 CONCEPT_HDL        RF_LAYOUT_DRI The RF PCB Options is greyed out when doing Import Physical on Linux with enterprise licenses9 I: O7 d6 p" [8 e8 M, r
2045274 CONSTRAINT_MGR     CONCEPT_HDL   Running SKILL script or navigating pages in the hierarchy viewer crashes schematic editor
2 x! b3 a% N0 I2050521 CONSTRAINT_MGR     OTHER         Unexpected Xnet removal from schematic when Export to PCB Layout is executed.
1 n8 w3 F. {1 e4 k2066270 PCB_LIBRARIAN      SYMBOL_EDITOR Unable to edit note text containing comma. N- o6 W* S% X8 r# V* ?$ y5 {8 C
2069181 PCB_LIBRARIAN      SYMBOL_EDITOR Pinlist window expand/collapse buttons act weird first time when invoked.( E2 w2 A2 V! @. h; m! ^9 X* A6 R# a
2070007 PCB_LIBRARIAN      SYMBOL_EDITOR Project not found error in Symbol Editor when path contains space character/ o- I5 `/ J0 L; V; J
2072793 PCB_LIBRARIAN      SYMBOL_EDITOR Right-click menu of formatting text objects is not consistent: second and third options are swapped
8 y! J- r* ]7 k+ G! W3 p2073138 PCB_LIBRARIAN      SYMBOL_EDITOR New Symbol Editor: Do not allow duplicate properties8 U- }5 }- F3 B; d4 y/ X
1957458 PSPICE             FRONTENDPLUGI Refresh issue with Bias Display on a new design: bias value not updated
& K  y  f& |% @- B" n1 R; N; I# a2022211 PSPICE             FRONTENDPLUGI Bias Point results are not updated+ |# f! e/ ]& C( s) v2 I
2031058 PSPICE             FRONTENDPLUGI PSpice bias values are not getting updated
7 X5 j/ h- N4 D+ Z$ e7 ^2038021 PSPICE             FRONTENDPLUGI Bias display is not updated# i; G5 R% ^5 V! d3 z
2055274 PSPICE             FRONTENDPLUGI Capture crashes on SIMSETUP OK when two projects are open# }: Y$ L# P. r  X  l0 s# ^' |
2053432 RF_PCB             OTHER         Property on RF component not transferred to new design not containing the component5 s7 f3 h  i2 D- t
2003341 SCM                SCHGEN        Unable to generate a schematic for hierarchical blocks8 h% M8 H% C( g4 l
2069924 SIP_LAYOUT         DIE_ABSTRACT_ Conversion from co-design die to standard die / BGA / anything else must remove floating function pins./ y) W( h( ^( Q) m& {+ X" i% X9 @+ O
2067894 SIP_LAYOUT         OTHER         sip database size is enormous for a small component definition used in fdesign
6 V# ]0 ]  S" ?2067987 SIP_LAYOUT         OTHER         Orphaned die attachment in SiP Layout cannot be removed- v/ v9 D( G# X
2072857 SIP_LAYOUT         OTHER         SiP Layout crashes when using Find by Query and choosing 'Symbols'" h( W) M1 d5 T  j+ Q8 O
2068973 SIP_LAYOUT         REPORTS       SiP Layout Missing Fillet report not catching a missing fillet in HotFix 051 and 052( K/ s$ W) \+ Z. h+ i
2059533 SIP_LAYOUT         SYMB_EDIT_APP SiP Layout: Cannot rotate bumps in Symbol Editor application mode
4 y: h/ w  [; e7 u* W/ E, q9 ]( G1981749 SYSTEM_CAPTURE     ARCHIVER      System Capture: Archiving a design from the Tcl command window results in error
' L6 Z$ i( h! r1 e" w) y2054869 SYSTEM_CAPTURE     AUTOMATION    syscapUtils.tcl command cnsAutoCreateDiffPair is broken due to missing acm_code.il and acm_config.txt files
: d, y+ y! G. s1966488 SYSTEM_CAPTURE     CANVAS_EDIT   New folder rename box does not show the text typed.
3 B/ w% Y. G, O1814813 SYSTEM_CAPTURE     COMPONENT_BRO System Capture session log should specify the CDSSITE path for the current session4 J0 u0 h9 S1 s
1977673 SYSTEM_CAPTURE     COMPONENT_BRO adding reference blocks through add component error when cell name matches design name
& |8 n( Z9 `0 i; w! t" I0 I: d- z2027100 SYSTEM_CAPTURE     COMPOSITE_FIL pstdedb.cdsz and netlist preview in System capture is not being updated when individual netlist files are written. ~  w+ P( ]4 S5 N8 p% g7 x. i! D
1961274 SYSTEM_CAPTURE     CONNECTIVITY_ Xnet removed during pin swapping+ _/ S7 Q( ^8 H" e
2041879 SYSTEM_CAPTURE     CONNECTIVITY_ xnets on net with only pull-up resistor
0 f, c- s+ ]% D1 r& C1889238 SYSTEM_CAPTURE     COPY_PASTE    Wire fails to connect during copy and paste, [* K- i" J$ O; n9 y. z
1993146 SYSTEM_CAPTURE     DESIGN_EXPLOR Cannot move page up by only one position2 Z; l" L5 l( @
1910941 SYSTEM_CAPTURE     MISCELLANEOUS Parts that are not in any schematic page appear in netlsit and BOM
$ N; }3 A# X% ]3 `1 P* x1902347 SYSTEM_CAPTURE     PRINT         Prints all sheets if one sheet is specified as the print range+ }  j9 h' R8 H- e5 }4 R1 J
2041272 SYSTEM_CAPTURE     SMART_PDF     Smart pdf displays component outline when component is not de-highlighted.
  P" M& T) \9 Y+ ~2 c6 u0 B( L2065768 SYSTEM_CAPTURE     SMART_PDF     Custom Variable in Table Object not getting passed to PDF
9 c2 n  N, H$ W6 C1969243 SYSTEM_CAPTURE     VARIANT_MANAG Export variant does not name file correctly if the filename contains a space0 F% y' F8 w2 q  s! E! J
1990258 SYSTEM_CAPTURE     VARIANT_MANAG Cannot paste copied preferred part to multiple parts with the same part number
5 `! V, S0 d3 a9 Y$ }' X1 P9 G& w) K1992250 SYSTEM_CAPTURE     WORKSPACE     Double-clicking a .CPM file runs System Capture but does not open project

该用户从未签到

推荐
发表于 2019-5-4 05:27 | 只看该作者
本帖最后由 linguohua 于 2019-5-4 05:29 编辑
) l) p2 y) Z" ^% h4 t$ r( q* Y
金志峰 发表于 2019-5-4 01:01. a& G& b1 y" s
麻烦先发个ccr看看吧
抱歉,本来想复制到回帖里面,发现格式全乱了。因此直接看下面连接比较好:
. P: K4 O, ~% B  w2 whttps://electronix.ru/forum/index.php?app=forums&module=forums&controller=topic&id=138247&page=5

该用户从未签到

推荐
发表于 2019-5-4 05:27 | 只看该作者
金志峰 发表于 2019-5-4 01:01
9 x0 Y2 L3 F" K* X$ ^麻烦先发个ccr看看吧
6 @- D+ U6 k/ _8 P# |
https://electronix.ru/forum/index.php?app=forums&module=forums&controller=topic&id=138247&page=5
0 U* ~1 d5 q* C0 U6 ?
  • TA的每日心情
    开心
    2026-5-6 15:00
  • 签到天数: 1178 天

    [LV.10]以坛为家III

    2#
    发表于 2019-5-3 16:18 | 只看该作者
    更新得真快啊!
  • TA的每日心情
    郁闷
    2026-1-11 15:19
  • 签到天数: 42 天

    [LV.5]常住居民I

    3#
    发表于 2019-5-3 16:37 | 只看该作者
    更新頻率真是令人嘆為觀止。。。
  • TA的每日心情
    开心
    2019-11-20 15:15
  • 签到天数: 1 天

    [LV.1]初来乍到

    6#
    发表于 2019-5-3 22:06 | 只看该作者
    给个网盘链接把 威望太贵了

    该用户从未签到

    8#
    发表于 2019-5-4 01:00 | 只看该作者
    楼主貌似下了几天了。。。

    该用户从未签到

    9#
    发表于 2019-5-4 01:01 | 只看该作者
    麻烦先发个ccr看看吧

    点评

    https://electronix.ru/forum/index.php?app=forums&module=forums&controller=topic&id=138247&page=5  详情 回复 发表于 2019-5-4 05:27
    Fixed CCRs: SPB 17.2 HF05404-26-2019========================================================================================================================================================CCRID Prod  详情 回复 发表于 2019-5-4 05:27
    您需要登录后才可以回帖 登录 | 注册

    本版积分规则

    关闭

    推荐内容上一条 /1 下一条

    EDA365公众号

    关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

    GMT+8, 2026-5-7 20:09 , Processed in 0.187500 second(s), 31 queries , Gzip On.

    深圳市墨知创新科技有限公司

    地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

    快速回复 返回顶部 返回列表