在PROTEL里画的PCB图转到ALLEGRO里面是出现的问题？

wenxiaohua

在protel里画的PCB图转到allegro里面是出现如下问题Layout To PCBEditor   Version 15.7.0
) J1 c" z3 j6 a. X* f Copyright 1985-2006 cadence Design Systems, Inc.
WARNING (Layout To PCBEditor), Duplicate pin names were renamed in footprint 'BUTTON148'
4 n; w4 g' h; F; r! m; x- W' QWARNING (Layout To PCBEditor), Duplicate pin names were renamed in footprint 'TS5169'
8 E6 G/ B! ]0 u9 h* V6 ?WARNING (Layout To PCBEditor), Duplicate pin names were renamed in footprint 'BUTTON148_S1'
/ {. L) [& X8 M" c* PWARNING (Layout To PCBEditor), Duplicate pin names were renamed in footprint 'TS5169_U22'
+ ]5 `1 B0 U0 u, {+ M9 XWARNING (Layout To PCBEditor), Netname 'SPI2_MOSI' was discarded because it is not used by any component pad
7 S' d0 @9 _4 d$ F6 P% p+ MWARNING (Layout To PCBEditor), Netname 'SPI1_MISO' was discarded because it is not used by any component pad
WARNING (Layout To PCBEditor), Netname 'I2C1_SCL' was discarded because it is by any component pad
WARNING (Layout To PCBEditor), Netname 'SPI1_NSS' was discarded because it is not used bynot used by any component pad
WARNING (Layout To PCBEditor), Netname 'I2C1_SDA' was discarded because it is not used by any component pad
7 s4 Y7 Z+ N2 m7 qWARNING (Layout To PCBEditor), Netname 'I2C1_SMBAI' was discarded because it is not used by any component pad
! d. s8 O1 j# S: c! k2 pWARNING (Layout To PCBEditor), Netname 'I2C2_SCL' was discarded because it is not used by any component pad
WARNING (Layout To PCBEditor), Netname 'I2C2_SDA' was discarded because it is not used  any component pad
7 a6 T+ `) X* qWARNING (Layout To PCBEditor), Netname 'SPI2_NSS' was discarded because it is not used by any component pad
WARNING (Layout To PCBEditor), Netname 'USART1_RX' was discarded because it is not used by any component pad
  i" ], l8 b; h& ?& S% D" fWARNING (Layout To PCBEditor), Netname 'USART1_TX' was discarded because it is not used by any component pad
' G% M% _+ X+ }/ p1 @* ]4 mERROR (Layout To PCBEditor), padstack '56' is malformed on layer 1
Netlist Warnings and Errors recorded in 'E:\TEST\netin.log':

7 M( {: V4 o0 O; \$ C( {" ITranslate time 1 seconds

- s+ c% p, N, z" H4 j
' u1 w; F) x( M6 ]5 p请高手解答一下是怎么回事呢？

ky0127

估计是你的库和封装 没有导好..

ky0127

Protel DXP在输出Capture DSN文件的时候，没有输出封装信息，在Capture中我们会看到所以元件的PCB Footprint属性都是空的。这就需要我们手工为元件添加封装信息，这也是整个转化过程中最耗时的工作。在添加封装信息时要注意保持与Protel PCB设计中的封装一致性，以及Cadence在封装命名上的限制。例如一个电阻，在Protel中的封装为AXIAL0.4，在后面介绍的封装库的转化中，将被修改为AXIAL04，这是由于Cadence不允许封装名中出现“.”；再比如DB9接插件的封装在Protel中为DB9RA/F，将会被改为DB9RAF。因此我们在Capture中给元件添加封装信息时，要考虑到这些命名的改变。