|
|
本帖最后由 jacklee_47pn 于 2016-12-21 18:11 编辑
' E" T# a/ j% p
2 X$ T/ w: |: ^來一個強悍的 PSoC® 4100 M-Series ' u) N, p1 K% P, G: G
/ k# ~- e9 z/ s2 T9 @
32-bit MCU subsystem
3 U7 u4 b. S' x* V) H+ o; @+ p @# v 24-MHz ARM® Cortex®-M0 CPU with a DMA controller and RTC
* t0 {4 y7 G. Y+ f Up to 128KB Flash and 16KB SRAM: I6 T+ [+ F. m
8 P3 o4 h4 A: g9 E; yCapSense® with SmartSense™ Auto-tuning' t+ H" ^3 F7 W: j" p; |8 Z
Cypress Capacitive Sigma-Delta™ (CSD) controller6 `! ~- f0 I% l7 V! H" `: C9 W- ?
CapSense supported on up to 55 pins
7 g5 Y$ H N4 S2 M- p
3 H& \; D) v- ]7 d2 e( TProgrammable Analog Blocks
' S5 \9 z3 {3 f. \/ U r9 i Two comparators (CMP)* w" D3 I5 O L! Z+ B. G' j/ n q
Four opamps, programmed as PGAs, CMPs, filters, etc.
z0 ?+ M2 K) x% d7 R% C" {2 n. { One 12-bit, 1-Msps SAR1 ADC8 x( A9 J7 I2 L9 j
Four IDACs2 (2x 8-bit, 2x 7-bit)
' _9 i! u6 C/ _
6 J, U+ A1 e0 k" sProgrammable Digital Blocks
]$ s# [( a% r8 g- B+ s- l Eight programmable 16-bit TCPWM3 blocks
) F+ U+ b8 z3 e, M3 S Four SCBs4 : I2C master or slave, SPI master or slave, or UART5 P8 j6 a, p( L; {
# ^8 X" C- _# E% f* o1 |Packages: 48-pin LQFP, 64-pin TQFP (0.8-mm pitch),64-pin TQFP (0.5-mm pitch), 68-pin QFN
; S+ N$ C/ c$ V |
|