|
本帖最后由 jacklee_47pn 于 2016-12-21 18:11 编辑 + T" N& o D% E7 c. t" C! a6 J
9 z6 i. g/ N) u% V1 e0 i9 ~- x
來一個強悍的 PSoC® 4100 M-Series ' o* f9 V- |( B" g* `5 m
* D6 Q: C ^$ o( P0 f32-bit MCU subsystem
- S" C8 B% S2 @* o7 a 24-MHz ARM® Cortex®-M0 CPU with a DMA controller and RTC
0 {( Q/ B8 z7 e5 }$ s Up to 128KB Flash and 16KB SRAM
: J- F5 q1 L ^- M' ^! Y6 ^/ L6 i
3 |6 [3 [8 q! K! v, {: OCapSense® with SmartSense™ Auto-tuning& k1 Q% f; M, P0 L9 A
Cypress Capacitive Sigma-Delta™ (CSD) controller1 B8 j5 C; a: }
CapSense supported on up to 55 pins
% y- Z/ l6 _$ `" ~& [: a. r3 \
" c a: ?, ]( c$ zProgrammable Analog Blocks
q) `" U" d. E7 \' {( }1 |2 Q9 S Two comparators (CMP)6 ~8 r I; s3 S/ w. r
Four opamps, programmed as PGAs, CMPs, filters, etc.4 l# e! v, T. l* o
One 12-bit, 1-Msps SAR1 ADC1 ? S$ k I& S7 U+ g
Four IDACs2 (2x 8-bit, 2x 7-bit)5 y% X5 H! i& n! Y) r; y
5 J) ]2 i. y% d- l
Programmable Digital Blocks' s( u9 e9 H- r* I+ n- d
Eight programmable 16-bit TCPWM3 blocks+ Z6 g6 ?# w9 u) L3 D
Four SCBs4 : I2C master or slave, SPI master or slave, or UART
1 p" P* Q" A5 q; `# B* b& ~2 {& u2 a
Packages: 48-pin LQFP, 64-pin TQFP (0.8-mm pitch),64-pin TQFP (0.5-mm pitch), 68-pin QFN8 W5 k6 C j2 Y2 L' C
|
|