|
|
补丁包更新内容:
( _! S9 {; R- j3 u0 J9 x1 W7 M, m' A6 y, u: b
DATE: 02-12-2016 HOTFIX VERSION: 065/ [9 @' Y& W( Q4 c2 U* A) a
===================================================================================================================================1 y& \- T4 b6 n
CCRID PRODUCT PRODUCTLEVEL2 TITLE
6 n1 E+ G4 N6 y/ o+ O===================================================================================================================================" m6 O/ T' T2 P- ]
1511947 ADW DSN_MIGRATION Command line arguments of the 'designmigration' command are not working
! f2 s+ n: ]/ d# z0 J) v1517388 ALLEGRO_EDITOR SHAPE DRC error reported as PCB Editor fails to read the void for a via
& z" w7 S, S" B" Z1521661 ALLEGRO_EDITOR PLACEMENT 'place replicate create': Automatically select etch objects connected to symbols, but not to objects outside the circuit0 f; z8 y2 a! h' Q! g F2 }* I1 B
1522831 APD OTHER axlSpreadsheetSetColumnProp with 'AUTO_WIDTH' propName does not autofit the contents.
$ ]' V0 N3 K1 ?3 y4 T5 h$ \1524773 SIG_INTEGRITY SIMULATION Running PCB SI Probe and SigXplorer simulations show different number and shapes of waveforms
/ V; d2 I4 Q9 c6 F0 P2 }6 T2 ~6 g/ [# l1524875 F2B PACKAGERXL Packaging using csnetlister fails, while manual packaging of individual blocks works fine
7 i6 g) W4 H3 }5 {% Q+ x: ^1527785 SIP_LAYOUT WIREBOND SiP Layout stops responding when adding a wire to an existing finger. y! K# ]2 j" z/ Z3 Z
1528479 ADW LRM LRM crashes when opened on a lower-level block in a hierarchical design+ n% K5 w3 {8 Z- Y6 A8 n
1531425 CONCEPT_HDL CORE DE-HDL crashing while trying to add a NetGroup$ ]0 s) V5 |6 |" f& r
1532722 ALLEGRO_EDITOR NC Backdrill NCDrill files not getting created with PA3100 license. |
|