|
|
补丁包更新内容:' {9 d0 d" K0 g$ _5 L; C
: H# J5 f+ P8 l1 C& z, f$ Z% M6 x
DATE: 02-12-2016 HOTFIX VERSION: 065
! o4 }6 }7 d8 V===================================================================================================================================6 \- q. v, b" W8 A. v& g9 N# j0 b$ R
CCRID PRODUCT PRODUCTLEVEL2 TITLE3 x2 e- @/ S; W+ [/ Q
===================================================================================================================================
5 ?& M" @% y2 p3 i- t' h f# Y1511947 ADW DSN_MIGRATION Command line arguments of the 'designmigration' command are not working$ l1 f6 M# y% w4 d- d$ J0 _8 [4 B
1517388 ALLEGRO_EDITOR SHAPE DRC error reported as PCB Editor fails to read the void for a via
) }- m: ~% s) g4 Y- K1521661 ALLEGRO_EDITOR PLACEMENT 'place replicate create': Automatically select etch objects connected to symbols, but not to objects outside the circuit
3 N( z/ w# W1 Y! y: ]. ]3 G1522831 APD OTHER axlSpreadsheetSetColumnProp with 'AUTO_WIDTH' propName does not autofit the contents.- e w9 c) N: I& u- f
1524773 SIG_INTEGRITY SIMULATION Running PCB SI Probe and SigXplorer simulations show different number and shapes of waveforms
2 d; m* C# V% n( ~9 G1524875 F2B PACKAGERXL Packaging using csnetlister fails, while manual packaging of individual blocks works fine
7 {5 U: U- D p: J5 M1527785 SIP_LAYOUT WIREBOND SiP Layout stops responding when adding a wire to an existing finger9 {' f& Z5 b/ w- `8 g
1528479 ADW LRM LRM crashes when opened on a lower-level block in a hierarchical design
7 Y6 x( E# Y+ Z+ P) f/ |% Z1531425 CONCEPT_HDL CORE DE-HDL crashing while trying to add a NetGroup1 [& E, x3 Y* ?: e# K% c6 R' t
1532722 ALLEGRO_EDITOR NC Backdrill NCDrill files not getting created with PA3100 license. |
|
/1 
发表于 2016-2-18 14:10
收藏
淘帖
支持！
反对！
楼主
