|
|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
4 Y5 M) r/ ~; L: A" l
补丁包更新列表!) ?( S, S# N3 D2 P8 E
6 [8 h7 ?. h* y- E5 ^0 J6 XDATE: 11-20-2015 HOTFIX VERSION: 061' {: O+ a* d0 L
===================================================================================================================================
: `$ p0 }2 z0 y3 n; V. B( q9 ~CCRID PRODUCT PRODUCTLEVEL2 TITLE
' n+ o& d; M, n8 v===================================================================================================================================# s) L0 a3 z2 x [. J
1306441 APD OTHER The Minimum Shape Area option in Layer Compare uses an unspecified value
9 v) n2 c6 C9 ~9 `( _+ s1342644 ADW COMPONENT_BROWSE Need directive or method for Component Browser to load a search criteria file upon init: P* a7 k& t5 c0 @: j ^2 P
1413248 concept_HDL CORE Import from another TDO project makes the block read-only, u/ X/ Z% h! A1 H+ \/ ^
1417429 allegro_EDITOR INTERACTIV Pick box only accepts 1 set of values. You need to close the box and reopen it to draw a rectangle0 G& Q+ o7 x# b. S! y3 h9 l
1417442 ALLEGRO_EDITOR INTERACTIV Spin via stack and only part of the stack spins z; w h, O- r% O: j. v1 I% k7 d( J2 k
1451977 CONCEPT_HDL PDF Origin of PDF mediabox not starting at (0,0) when PDF page_height and page_width are set
4 w# E! {( P( {1453527 ALLEGRO_EDITOR EDIT_ETCH Contour route hugs the outer edge of the route keepin
* B# v5 {7 C# G1464948 PCB_LIBRARIAN VERIFICATION The errors/warnings do not match between the various tools2 W0 S4 q) ]9 R- b$ j3 o
1467826 CONCEPT_HDL PDF PublishPDF from Console Window creates a long PDF filename! ~5 S; |+ o2 a! C- ~% C( D& r T
1478639 CAPTURE OTHER Capture Browse Nets window does not display all nets
+ |" C1 R g4 x1 ], Z1479177 SIP_LAYOUT OTHER Pin pair constraints do not appear to be supported in Sip Layout XL" \1 J) l( Y" g) G6 l$ d2 {; S
1479227 CONCEPT_HDL CHECKPLUS Custom DE-HDL Rules Checker rule flagging invalid voltage in hierarchy
$ K/ n H+ \9 z5 w; n9 ~+ \1479454 CONCEPT_HDL OTHER DE-HDL issue: locked DIFF_PAIR property is editable( Y( ^! x7 Z- X- O7 Q" n W9 S
1480293 CAPTURE PROJECT_MANAGER Capture hangs when searching for all nets
1 ?; ?% c0 q B$ h' b; P1483894 CONCEPT_HDL CORE Import Design hangs when pull-down arrow is clicked twice
, _2 {; {7 w3 n1484781 CONCEPT_HDL CORE Three different Hierarchical Viewer issues) i+ a% q4 y a# }+ t- W8 k" x
1485059 PCB_LIBRARIAN CORE Part Developer pin attributes are randomly marked as read-only3 Y+ m. n4 I/ [5 ?5 T" M
1485960 CONCEPT_HDL CHECKPLUS Custom DE-HDL Rules Checker rule is crashing the project' q% ~$ b; B C; k4 s; y+ M* M: @
1486086 ALLEGRO_EDITOR ARTWORK Cannot generate artwork.
9 u3 S9 n3 F# x8 z' c1486834 CONSTRAINT_MGR OTHER Restore the Status column in cmDiffUtility& a$ c: u# s: z! e n7 g
1487085 CONCEPT_HDL CONSTRAINT_MGR Import Physical with the Constraints only option reports problems- |9 `: _/ U- h' ^. i0 Q9 v
1487197 ALLEGRO_EDITOR DRC_CONSTR Drill to Via DRCs are not being reported9 p3 F; |& K. }- R
1487265 CONCEPT_HDL CORE Replace command in Windows mode shows incorrect behavior6 K. K7 ~4 L- }% X4 `
1487733 CONSTRAINT_MGR OTHER Running Export Physical - It takes over two hours to update the PCB Editor board" I" _0 R) i9 q
1488758 CONCEPT_HDL CONSTRAINT_MGR CM_VALIDATION_ON_SAVE should be a hard stop on Constraint Manager
: K0 C S0 R+ k9 d; v6 M1490299 SCM OTHER ASA does not update revision properly
2 m+ w' ~$ ~+ @2 ?. _0 o. f1 N1490744 ALLEGRO_EDITOR skill axlChangeLine2Cline changes line to cline and places it on the TOP layer
, Y; Y$ f5 u j5 H) u1490924 F2B PACKAGERXL Save Design/Export Physical is resetting Via constraints
1 |$ g1 ^0 A5 c q1 u1491351 ALLEGRO_EDITOR OTHER Create Detail for bond fingers on a custom layer not working" v& e# h0 Q, N1 N; ~
1492595 ALLEGRO_EDITOR MANUFACT Dimension character substitution help is wrong# j1 B# {# ~0 P1 r- L# t7 z7 f
1492777 ORBITIO ALLEGRO_SIP_IF OrbitIO import of customer mcm results in crash8 X1 f* D) J& g+ ?
1492901 CONCEPT_HDL CORE Cannot instantiate a multi-sections symbol (> 10 versions) in Design Entry HDL+ p' N9 O! X& h; c# T% {
1495621 ALLEGRO_EDITOR INTERFACES Oval pins are placed with wrong orientation in IPC2581
0 C; p T+ ?" g+ E1497597 ALLEGRO_EDITOR DATABASE Show Element on pin shows wrong drill size3 r( K: K' _# k7 x
1497956 CONCEPT_HDL CORE ADW Library Flow test schematic generation crashes DE-HDL while saving the design when using customer adw_conf_root9 Z% I. W3 P1 A% C/ ^' ^
1498234 ALLEGRO_EDITOR ARTWORK PCB Editor fails to create artwork and no error is listed in the log file
' Y& F& e' |0 _$ A, r1499363 CONCEPT_HDL CORE Custom attributes under variant management stopped working in Hotfix607 ~8 L" l- W- I0 t+ {8 T$ o
/ h% d5 M0 N4 `( K& Z
' R2 Q: N# w9 [ F1 n1 ~% w, o; i3 z) v% E- f0 R* D
最新破解包列表!& V4 o. v4 |& b" }
------------------------------------------------------------------------------
% I* z5 T. \% m+ bSPB 16.6 UPDATED KITS RELEASE: ISR 16.60.061 EST.DATE: 11-20-2015" h3 H$ |* u& V; A1 p% n* d
------------------------------------------------------------------------------
]0 G8 M, t. \$ X8 H+ J8 Q+ TCompBrowser16.60-s037wint
7 u8 J. f% J7 uDSCoreUtils16.60-s077wint) O6 m/ x& X/ h- L! w4 P
DSCore16.60-s055wint
* R {, d) G! N$ j8 UDSSchgen16.60-s030wint
: p6 X- V' t5 t) Q! `: H1 mDSSetup16.60-s010wint, N2 f% _1 W; I! Q9 d
DSTableEditor16.60-s018wint
/ l L" l2 n0 q, V/ R! pDSTextEditor16.60-s015wint5 v: W5 r( t3 p7 B3 \/ x H
DSUICommonIndep16.60-s019 C3 T- W) a' v6 n j0 d+ z& k
DSUICommon16.60-s026wint. h. k/ {, E5 K- l" O9 E
DSUIUtils16.60-s037wint; m6 D. A6 Z; L: `
SPBIX06116.60-p002wint
" @3 T1 M- j; g8 HadpPDFLibs16.60-s033wint8 m9 ]' w& P1 u9 i H" W
advanPakgDsnr16.60-s129wint
" z5 S- S1 y6 @- dadwLRM16.60-s033wint; _* ?( P( ]* H& u$ X" m4 R
adwSDM16.60-s044wint
/ n; [( f& C$ k+ c/ zalgroAcad16.60-s122wint
: y8 [/ B0 u1 f3 P' talgroArtwork16.60-s122wint( n; y4 @& m( }9 Z
algroAxl16.60-s048- U2 N2 ` G, V; F, F" G
algroBase16.60-s129wint
( v7 o, i& Q" n' F" h5 UalgroCxt16.60-s077
: @4 S$ W% _% \% R; I! F% SalgroDBTools16.60-s124wint
1 n) |. P$ l8 a: _4 D, m( @algroDsign16.60-s122wint
3 V- d: o% p/ F" U' p8 _algroF2B16.60-s122wint, z3 C \: y9 N6 p; c
algroIDF16.60-s122wint/ K9 H& ^/ e0 M8 T) b
algroIgin16.60-s122wint+ z% V4 L4 \$ k; N O* E
algroIgout16.60-s122wint m* }) B1 ^3 Z
algroIpc16.60-s122wint5 L: `/ F' p4 D3 x$ h# Y
algroMfg16.60-s122wint
; i, a: q2 f x- o1 \algroNetin16.60-s122wint
- @* o7 s( P% U8 A" V0 P3 balgroPlace16.60-s122wint
* u; o2 H4 M! a4 f7 b$ DalgroSgnse16.60-s122wint
; F2 J& W& \ p2 J( v$ qalgroSpif16.60-s122wint
! i9 J/ _0 O P# i9 N" walgroStrm16.60-s122wint
5 J8 N$ J# e' m4 QalgroTextIndep16.60-s089& R0 w) a$ ]7 S
algroTransltr16.60-s121wint
1 p+ x8 I5 R. t) d0 Z- |algroUtlty16.60-s122wint
# J1 a, v7 ?4 p, wbom16.60-s030wint5 v! A/ C3 y# Q8 e% N
capPSpLibMAB16.60-s018wint" E3 D$ _$ o: y
capProg16.60-s044wint
# b) h' p; _' d6 _. F7 scheckplus_exp16.60-s023wint
) n) Z+ }$ r5 n/ B$ D4 N! MconceptNT16.60-s106wint
; P6 d7 p# |# c- g7 p5 LconcptSetup16.60-s015wint
) m) a0 `) D8 @3 YconsMgr16.60-s104wint3 m& c& _4 B2 [# q
desSync16.60-s019wint
( l8 L+ w" W& f0 Q: peCWCore16.60-s009wint
* c( b! o5 [+ V4 b m$ C$ nfetBase16.60-s034wint; D, B) E" D5 x* b) Y+ L
icpCommon16.60-s122wint
* v2 ^, `; C; [) l8 Siff2hdl16.60-s010wint, U% s0 ?6 q' P/ T
lmancore16.60-s036wint6 t8 }0 A0 }6 r% u
lmanext16.60-s012wint
0 T5 S& }; j+ k& N5 ?' c5 tlman16.60-s023wint' g/ j/ _" U; w, C
productServer16.60-s084wint
) }( o e3 p* L; WprojMgr16.60-s015wint
: o' E9 }: i2 p GpspProg16.60-s043wint' i) l) o# [1 {) a
rfpcbfe16.60-s026wint
8 t" k; H; c; V( U* y hrfsipPcellIndep16.60-s005
# N0 F2 j" g- ^+ k" DsipDsnr16.60-s128wint
7 Z" A* ?8 u; h- s; U% M! ospbFPGAPlanner16.60-s065wint
) w5 \, s; P0 k: ]specctraQuest16.60-s122wint3 I! t7 J f. q+ g' _
spgSignal16.60-s123wint
9 E, d5 A3 ~5 V8 N( tvedit16.60-s043wint5 `- M: Z J+ k' v/ p2 L) M$ g0 ]
6 R1 z8 T" U' D* y- v补丁包种子!
$ B$ w* S9 m/ A, \
cadence.spb.orcad.16.60.061.hotfix.rar
(17.88 KB, 下载次数: 1069)
+ t$ \& u; M$ G" o6 i
$ I. n- e8 W/ B% z$ p) e0 C) Q* Q
. [. A% M' X: S
" G% F7 X. O* z0 d- p0 V: K
|
|