|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
本帖最后由 pzt648485640 于 2015-10-18 11:10 编辑
2 f9 }8 y/ r2 f' ~, [
5 }4 L& C! G% {+ I+ G3 N由于17.0作为过度版;固未做太多更新;应坛友需求所发
, }9 \8 w6 F. ZDATE: 09-04-2015 HOTFIX VERSION: 006
1 b$ }4 r& y0 n- k===================================================================================================================================
0 P2 N4 F; E* WCCRID PRODUCT PRODUCTLEVEL2 TITLE+ \. g! D8 b* O$ o8 `
===================================================================================================================================7 i% Q# O' W9 K4 e3 j3 v* e& Q
1458272 SIP_LAYOUT ASSY_RULE_CHECK File size increases by factor 4 after ADRC check on a specific customer design
* `+ p/ x# y. E$ z1460178 allegro_EDITOR INTERFACE_DESIGN PCB Editor crashes on deleting vias or nets
. i9 ~ D4 h' i5 P+ ?: l1461387 SIP_LAYOUT skill axlDBRefreshID(nil) removes ID from assigned variable
! g7 |4 l" x6 E6 W6 g5 k/ G& T1461625 SIP_LAYOUT ASSY_RULE_CHECK Core polygon routines are not creating proper polygons; ADRCs reported: "acute angle", "exposed metal to exposed metal"
7 D; m& j2 V4 c! J0 _1464771 SIG_INTEGRITY OTHER Application crashes when extracting Diff Pair topology from Constraint Manager9 }+ f6 R9 b6 m; `8 y
# j1 A3 u) O& _0 b- F- i& `! vhttp://pan.baidu.com/s/1gdhBNzl
3 k9 B/ L* e, _$ m2 L/ Y) b
4 I) o7 {9 M+ n; u直连SPB17.0
) e- J" C* U" G9 y
% K0 y/ \7 K: Q v6 Z2 D6 Q/ C/ O, s1 q
: N+ L% w4 K+ b7 e6 C* N0 l
|
|