* k% M3 |* |9 M6 F![]()
Xilinx was founded in early 1984 but the company’s first FPGA—the XC2064—was announced on November 1, 1985; that’s nearly 30 years ago. This ur-FPGA was the brainchild of Xilinx co-founder Ross Freeman; it was designed by Bill Carter; fabricated by Seiko in Japan; and marketed by the world’s first fabless IC vendor—Xilinx—as envisioned and co-founded by CEO Bernie Vonderschmitt. The first working devices powered up in September, 1985. Coincidentally, that’s 30 years ago this month. I discovered that it’s surprisingly hard to find one of these early, early programmable-logic devices at today’s Xilinx HQ. It’s surprisingly hard to find someone who even remembers seeing one of these chips in a package.
If I were Doctor Who, I’d jump in my 
TARDIS, go back in time 30 years, and pick one up. Alas, I’m not Doctor Who but I do have a TARDIS of sorts.
% b* a# H) J) E& D. j/ mThe Internet, this blog, and eBay are my TARDIS.
3 x/ G7 c, _5 b
& [2 h. O& j, W# E+ Z6 R. S! \) n9 ]3 ^2 Q) [0 v3 X
: h5 ]1 u5 ?& I
I clicked over to eBay a couple of weeks ago, did a quick search on “Xilinx 2064,” and bingo. There was an unused 48-pin DIP with the unmistakable Xilinx logo for sale by a vendor named “ACP Surplus” in Santa Ana, California. The price was $5.97 plus $5 shipping. (Orignal unit price in 1985: $55 to $80.) The eBay product photo showed a date code from early in 1988 but it’s still the original Bill Carter design, give or take a production tweak or two. A few more mouse clicks and the order was placed.
4 {* t- d% a$ R' R/ l
Here’s the entire block diagram of that original Xilinx XC2064 FPGA:
8 I  R! ?5 F8 n8 W$ @1 Y7 I* h
  j6 P- X6 l1 B0 G2 h
+ D' x+ U1 s( ?4 a0 _! N& r1 M1 S: F+ t" |
Xilinx XC2064 “Logic Cell Array” Block Diagram
1 T9 P+ t7 }) ~! Q) @% a
/ W" U6 n) F3 a* w- e7 H" V4 {Note that the configurable logic blocks (logic cells) form a regular 8x8 array—thus the original name for the device, a “Logic Cell Array.” Today, we know the descendants of this ur-programmable-logic-device as FPGAs.
- X/ B& j6 k  Z% f
Comparing the specs of the original XC2064 FPGA with the largest FPGA being shipped today, the 20nm Xilinx 
Virtex UltraScaleXCVU440, is an eye-opening experience. Here are some key macro-level comparisons:
$ |! `6 E8 B# ~+ z" R4 [4 f$ @" V
& l2 M7 e9 r7 c" r& || , f1 T* d: P9 v' f4 ~" m0 I
 | Xilinx XC2064-33 48-pin DIP |  | 
| Logic Cells |  |  | 
| CLB Flip-Flops |  |  | 
| Total Block RAM |  |  | 
|  |  |  | 
| Maximum Number of I/O Pins |  |  | 
| Differential Multi-Gigabit Transceivers |  |  | 
& B/ n6 ^( @3 q+ s
) g5 O( ]! ?$ TWe’ve definitely made some progress in 30 years. Today, you can instantiate complex, sophisticated systems entirely in one of today’s FPGAs and many Xilinx customers do.
% ]/ F/ `! |2 O! H" U- @
My miniature time capsule arrived yesterday by TARDIS post from Southern California:
7 ]( T* O7 \! ^* r% U4 ^8 \
) G* T* ^! d0 b/ }* ?4 Y3 l( g7 q2 b$ K# O' M
: ~' }. S+ s: E
Xilinx XC2064-33 in a 48-pin DIP
- B; K8 K5 U; u/ X9 B) u
* k. q& `2 Z* \3 i9 U) y8 PI certainly don’t plan to plug this antique chip into a system. Instead, I’m going to store it next to a few other artifacts in my warehouse.
1 l. B+ }8 r) |$ z: P" m4 Z  V" O& S, S6 k0 h
1 G2 I# L8 N! t& {1 i2 ?/ O) O- v. O% l
' ^* b3 ^1 s$ m6 c' G4 ^, Y