|
|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
本帖最后由 zgyzgy 于 2015-10-10 11:35 编辑 8 s, S& C' |" |7 k4 K) C
. L U+ P5 m q, i
昨天刚出来的。。。。。。
$ b: _2 r6 q# [: B8 V$ M2 D- P4 T1 Q2 P
DATE: 09-31-2015 HOTFIX VERSION: 059
: @0 K/ J' d* T; a X1 L===================================================================================================================================
# k+ x8 W" g* v) {CCRID PRODUCT PRODUCTLEVEL2 TITLE
$ T3 z* ]3 W C3 j2 t7 B3 c===================================================================================================================================
5 v5 t! C* q0 c S; n1181942 SIP_LAYOUT ASSY_RULE_CHECK ADRC reports different results from the spacing set-up0 ?9 f+ P3 M8 O7 d7 I
1328452 allegro_EDITOR INTERACTIV When changing the shape type, Right-click - Next does not work for subsequent changes; e8 e8 P8 E3 R, w+ @
1441502 GRE IFP_INTERACTIVE Design partition cannot be imported.9 S3 A, z4 Q# e0 g) J: `
1457920 SIP_LAYOUT OTHER Wire Bond Import is not working correctly with discrete parts
2 K/ r) X# x( Z. [. T5 X( s( }4 A1464865 concept_HDL CONSTRAINT_MGR For identical nets, topology in DE-HDL CM is different from the topology in PCB Editor CM
9 H, X% X2 h7 q& @5 r) B( r1467365 ALLEGRO_EDITOR OTHER cadence cshrc for LINUX has an extra space in it.
Z+ k& H( c; n `( q+ e: X1473744 ALLEGRO_EDITOR INTERACTIV The 'Chamfer' function does not work correctly if the second Trim Segment value is specified instead of the first.
9 L% s- y0 c4 @' b! {1475599 SIP_LAYOUT SYMB_EDIT_APPMOD Refresh co-design die of an enlarged die is not placed correctly: [$ G* W% V6 }) M- s- ~" t
1476284 CONSTRAINT_MGR OTHER Changes with Tpoint pairing not being propagated to the brd file! Y0 S+ F# U# _5 Z) d
1476528 ORBITIO ALLEGRO_SIP_IF While translating a .mcm to OrbitIO, the error 'allegro2orbit.exe has stopped working' is thrown
) s/ I& z5 k1 @. N% ]1476855 ALLEGRO_EDITOR DATABASE Trying to import Netlist, getting SPMHNI-194 error, V- g, i7 A4 U, A6 V+ u4 l& I, O
1476920 CONCEPT_HDL OTHER Genview consistently fails in some indeterminant manner.
- k0 @0 Y( s4 V4 d/ p$ o1478111 F2B DESIGNVARI Hierarchical block variant not shown in testcase with S57 although it was working with 2015 release; f. G9 e" I V |$ {
1478225 SIP_LAYOUT DIE_EDITOR IOP incorrectly rotates pins at a co-design die
' y+ B4 X4 V. u( t1478465 SIP_LAYOUT WIREBOND Ability to set default bond wire option to on for wirebond import/export commands
& _8 h$ N0 v8 C. o; O% ?. L1478994 SIP_LAYOUT skill axlUIMenuChange does not work on Linux
/ A1 {/ M) K8 D3 K0 y1479023 CONSTRAINT_MGR OTHER The cmDiff reports different data when files are reversed in UI
% a p- N% x4 f/ V1479785 ORBITIO ALLEGRO_SIP_IF brd file does not get loaded in OrbitIO' `1 K3 m) C! e
1480367 SIG_INTEGRITY OTHER Differential pair extraction SKILL error, 'parseString: argument #1 should be either a string or a symbol'
: ^# Q. I8 M, m1480538 SIP_LAYOUT DIE_EDITOR CTE compensation is limited to 3 decimal places, can that be increased
7 l2 v, R" o9 u& |. Q1481109 APD MANUFACTURING control Package Design Integrity for snapping the via to pin6 L+ W. a9 w* M& S$ G& k/ c" ` R* \
1482771 SIP_LAYOUT WIREBOND Fingers and wires cross when moving the guide path* f/ O8 X7 p& x) Z
( t3 Z5 P, V6 @- d正在下载文件中,稍后分享链接。。。。。。" M7 r* S8 f8 F" V' S& C
5 h V7 |% }7 G: u; L
( r) X" O! M# n- R1 t3 S4 ~/ ?& A& Q) L
3 n! M$ }, ~+ l, q/ ]( U' x
! h( p4 m. D) {0 l! {* L+ R6 g$ m2 ?' K, \
?/ |3 f- Q1 J" ^
- G$ ~( f/ r9 N1 w9 ?% p% M" \8 C
& d/ q+ b8 b2 Y# |
$ a- o" {, m+ @7 ]% H% t3 Nhttp://pan.baidu.com/s/1gdnouNx
6 q8 u/ ^( X$ V) w/ D( U/ J
6 ~- t# R8 `; {; H; H/ V: f0 @2 `
5 |: N# B* W% N3 \( E
+ X- P7 c- `9 m9 g3 a* i9 W
4 m8 N/ u, K. Y/ k ]1 y
' `' N% j2 b- M- d( R
|
评分
-
查看全部评分
|