|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 zgyzgy 于 2015-10-10 11:35 编辑 4 C ]1 M5 D3 Z9 k/ W G" c
/ o$ q' C$ E* ~8 o% j- [昨天刚出来的。。。。。。+ g, U- I) }* G0 a b
9 V; F V0 R3 ~: B4 u6 Z$ s" n
DATE: 09-31-2015 HOTFIX VERSION: 059
" O) c, }* a4 n2 R4 M6 i. |===================================================================================================================================
9 j. X# \1 m8 e- j2 ACCRID PRODUCT PRODUCTLEVEL2 TITLE
7 @/ B A0 U- ]0 S=================================================================================================================================== D" e: g: N/ O5 v- u, N7 H; C: Z
1181942 SIP_LAYOUT ASSY_RULE_CHECK ADRC reports different results from the spacing set-up" y& K' i( W- K' G3 T
1328452 allegro_EDITOR INTERACTIV When changing the shape type, Right-click - Next does not work for subsequent changes+ d& C7 y6 e) \2 P
1441502 GRE IFP_INTERACTIVE Design partition cannot be imported.. P1 n6 \* r" A/ J* m
1457920 SIP_LAYOUT OTHER Wire Bond Import is not working correctly with discrete parts
) m/ \5 w5 p: z% D% l8 ~1464865 concept_HDL CONSTRAINT_MGR For identical nets, topology in DE-HDL CM is different from the topology in PCB Editor CM
K+ a4 H0 M) a9 T$ g @: T1467365 ALLEGRO_EDITOR OTHER cadence cshrc for LINUX has an extra space in it., ?7 t+ y, ^+ z9 _
1473744 ALLEGRO_EDITOR INTERACTIV The 'Chamfer' function does not work correctly if the second Trim Segment value is specified instead of the first.
0 _7 P" F: O* r: y8 [8 V: V- ?, X, P8 U/ k$ i1475599 SIP_LAYOUT SYMB_EDIT_APPMOD Refresh co-design die of an enlarged die is not placed correctly
9 m; C0 l/ ~8 }1476284 CONSTRAINT_MGR OTHER Changes with Tpoint pairing not being propagated to the brd file5 C$ N! D% g1 z* p
1476528 ORBITIO ALLEGRO_SIP_IF While translating a .mcm to OrbitIO, the error 'allegro2orbit.exe has stopped working' is thrown
/ e% G4 W' F9 W8 c1476855 ALLEGRO_EDITOR DATABASE Trying to import Netlist, getting SPMHNI-194 error
0 w4 \0 F0 K# R7 }- O3 v- E1476920 CONCEPT_HDL OTHER Genview consistently fails in some indeterminant manner.
) v6 a$ W) @) x0 q1478111 F2B DESIGNVARI Hierarchical block variant not shown in testcase with S57 although it was working with 2015 release+ S# e4 a, u9 j$ P( R5 a( l
1478225 SIP_LAYOUT DIE_EDITOR IOP incorrectly rotates pins at a co-design die
% _0 m& e( N% C/ Z2 Z1478465 SIP_LAYOUT WIREBOND Ability to set default bond wire option to on for wirebond import/export commands: c8 I5 N. m7 Z7 F: P' K0 M7 H+ H
1478994 SIP_LAYOUT skill axlUIMenuChange does not work on Linux. z/ `4 w# ^' L/ F# Z+ J. r. ?3 [* }
1479023 CONSTRAINT_MGR OTHER The cmDiff reports different data when files are reversed in UI: h2 N0 }2 }+ w L' m
1479785 ORBITIO ALLEGRO_SIP_IF brd file does not get loaded in OrbitIO* j. h' m$ d+ \4 y: E$ Q
1480367 SIG_INTEGRITY OTHER Differential pair extraction SKILL error, 'parseString: argument #1 should be either a string or a symbol'1 \/ S9 Q# ^) {& n! m* I/ |* `7 [" s
1480538 SIP_LAYOUT DIE_EDITOR CTE compensation is limited to 3 decimal places, can that be increased' Q- s5 N. s$ U4 C" ?
1481109 APD MANUFACTURING control Package Design Integrity for snapping the via to pin$ P M; {5 W4 M4 ? g) G
1482771 SIP_LAYOUT WIREBOND Fingers and wires cross when moving the guide path
+ t( {5 E2 _: g+ D8 W" m
+ M& s; G- C6 L& z( e+ d( Z) B正在下载文件中，稍后分享链接。。。。。。7 a9 y( S. e/ `0 f5 \
% w( t3 l0 Z# ]5 _1 f
' H6 v+ P7 j0 G0 S+ O: T3 ]' ~3 H* Z$ a5 T2 f* F
* L( e7 L+ {) l4 D
* | A) n. s& H3 m0 S- B6 n- r* k7 ?! t$ ~
: T5 S# R4 b1 t- q
4 h7 T4 x2 G# m- G
4 m3 Q% O, ]# }6 Q& ~. s
http://pan.baidu.com/s/1gdnouNx' y6 K# O0 t# F7 o% V0 z
- p) ~8 X: X8 k0 d. F5 u3 m
+ x' D) O5 F3 f4 ^2 _- b1 S5 ^! q! u/ x# T6 G/ O
8 a3 C- L7 R! w: L: E1 p1 ]0 T
* h0 Q# W" X2 Z/ W% v9 g7 H
4 G, ?) {- s ^* D: E6 ? |
评分
-
查看全部评分
|
/1 
发表于 2015-10-10 09:07
收藏
淘帖
支持！
反对！
楼主
