|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 zgyzgy 于 2015-9-13 21:16 编辑 & A. S8 g; I( A. m( t3 ^2 X
# r3 B! E3 k: o p$ `DATE: 09-4-2015 HOTFIX VERSION: 057
2 H P t8 Z6 K( i===================================================================================================================================
. o1 f4 O9 E" q7 g8 q7 `, @6 WCCRID PRODUCT PRODUCTLEVEL2 TITLE1 O' M/ A5 G4 }4 z% I/ R7 g$ _
===================================================================================================================================& G- f6 u% b$ V7 j e$ @0 n
1249604 PCB_LIBRARIAN LIBUTIL Libexp verify runs both con2con and hlibftb5 l p+ J' n* ?, \: E) n J
1417327 concept_HDL PDF Omit mechanical page while printing PDF T( H8 n& d; Y! f
1440484 CONSTRAINT_MGR CONCEPT_HDL existing pcb diff pair name is changed by netrev+ H: }2 p; c& M* m
1441086 PCB_LIBRARIAN OTHER Cannot delete pin & added pins change after save
f; I- H5 d9 Z$ j; D1448066 SIP_LAYOUT TECHFILE Using a script to export technology file from Constraint Manager crashes SIP_LAYOUT
5 k: |+ R& t" J: L1 ~* d6 g1452431 CONCEPT_HDL CORE Obsolete $PNN is remained in a dcf file and Attributes dialog
* [; T" y, A/ ^4 g4 D# S4 W1452640 allegro_EDITOR OTHER Updating PCB Board file concern6 G. I! R+ Y7 j' H8 C
1454730 CONCEPT_HDL CORE Zoom/Pan Disrupts move and copy
. {$ v: N9 g9 i8 G# F1457713 ASI_SI GUI Setting Sigrity_EDA_DIR for Sigrity 2015 /orcad ERC; E2 \+ L; u4 u. p9 \
1458439 F2B PACKAGERXL The Packager pstprop.dat file reports false conflicts in net properties! ]$ R0 T7 N; y$ w, K4 @' |; s
1458461 F2B PACKAGERXL The pstprop.date file "Conflicts on Net Synonyms" are NOT reported as errors
1 u p( d: c. X# n6 n1459153 SIP_LAYOUT OTHER Mirrored components with pads on diestack layers (above top/below bottom) display on right layer but aren't selectable.
1 M' y( p0 d) |7 g" E1461553 CONCEPT_HDL EDIF300 edif300ui writer crashes on ADW design
8 n0 S D2 z* m, M. m2 N) c& F) ~8 W1462254 ASI_SI SPDIF Ball properties are not translated to XtractIM using SPDIF
6 H% U' i, G* e# o0 o1462441 CONCEPT_HDL OTHER Pin text alignment and overlap with symbol boundary issues on symbol rotate
6 e3 U; `& [% B1463333 ALLEGRO_EDITOR INTERFACES PDF created using Export > PDF shold not zoom to Page fit when selecting another layer1 e3 }6 |( y( V3 c3 \
1463358 ALLEGRO_EDITOR INTERFACES Color assigned to pin not passed to PDF& j$ n: G& W, [9 ~! X
1463648 CONCEPT_HDL CORE Need ability to block the uprev of a design) n$ v9 j& c( j7 [% p% t2 U- O' ~
1463839 APD OTHER Changing DIE property to another layer does not change its masking layer/ z9 }3 K$ X' @( t9 L
1464380 APD OTHER Why pad at wrong layer when we place SIP 16.6 but 16.5 is correct.
0 O' e, w) J' d5 Q1464660 CONCEPT_HDL CORE Problems with "save hiarachy"9 Q8 _9 _- y3 @
1464771 SIG_INTEGRITY OTHER PCB SI crashes when extracting differential pair topology from Constraint Manager# N. Z6 b" M8 y8 v
1464909 APD WIREBOND Bondfinger drifting off of the WB guideline; C; O* i' \ U, k Q
1465273 SIP_LAYOUT STREAM_IF Streamout with mirror makes die symbols not located at where they should be in gds% r V4 f* l- A/ B, r2 ]5 ^* w
1465457 CONSTRAINT_MGR CONCEPT_HDL Layer characteristics from a lower-level block are merged with the higher-level2 a ], M( D; O8 \
1465541 CONCEPT_HDL CORE CM_VALIDATION_ON_SAVE is crashing DEHDL on startup
3 Y* A' F! f( N# b& f, O1465543 F2B PACKAGERXL USE_PACKAGED_NAMES is crashing Export Physical: P( B" e+ @" e u8 s4 c5 Q& K, T
1465911 CONCEPT_HDL OTHER Question about checks made in HDL while creating BOM: ]' y& ?/ T# o4 ?
1465916 F2B DESIGNVARI Issues with variant management in ISR 055 #1 - Must save variant in Variant Editor to add info to CPM
1 j u) k/ m$ d1 p J0 A/ D! m, _1466230 CONSTRAINT_MGR UI_FORMS The Clear option is missing from the Reference Electrical CSet field in all workbooks
) Y1 y5 H" ]+ S0 X7 B/ F1466404 CONSTRAINT_MGR ECS_APPLY ECSet mapping using tags not working
5 W: k9 A( h( S# X1466492 ALLEGRO_EDITOR EDIT_ETCH PCB Editor crashes when using the Add Connect command
2 R( A% o9 |9 M1467156 F2B DESIGNVARI Out of sync endless loop( {6 J0 `/ Z* k; {* C- b* C
1469062 ALLEGRO_EDITOR EDIT_ETCH Crash while performing neck mode for Diffpair
4 j" ~( P3 h- n! g$ \1469081 ALLEGRO_EDITOR ARTWORK Short in Gerber Data due to wrong cut out around via
4 z* L4 l1 z6 f1469713 TDA CORE Updating project with non-existing variant crashes TDO
7 d7 }, X9 Y4 z# E% U: m# a3 N
! X5 w- I0 }% k正在上传文件中，分享链接稍后。。。。。。
K/ K# S- U3 x- ?: _. v; n4 N! m4 a+ w; I* K0 y" U
http://pan.baidu.com/s/1qW3jhoC
' l# o! P: L1 _2 l |
评分
-
查看全部评分
|
[复制链接]
/1 
发表于 2015-9-13 16:53
收藏
淘帖
支持！
反对！
楼主
