|
|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
我在做数模混合仿真的时候,在config中调用模拟电路和数字模块的symble,但是在进行display partition>all active时,系统报错:
% y; l0 u, N+ |# ~1 ?\o *SYSERR: Unable to hdbBind for inst I15 in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
0 T, O* G2 h- \) B4 n. @7 h\o *USRERR: Selected context view string 'spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl'
4 d$ t/ A! \6 V' x\o offers no suitable view for inst I15 referencing placed master design.add_and_mult.symbol9 o8 F. k0 [; Y. }% e
\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl. \4 N6 p. `) C- E A" u& q
\o Please check HDB configuration or library setup.
8 H* Y/ I8 s7 L2 i4 M' F# I" @\o *USRERR: Selected context view string 'functional'
3 j* C9 \* s2 _2 i7 c\o offers no suitable view for inst I14 referencing placed master design.average.symbol+ @4 f( h- t- b2 n; m P" O
\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
# h, y- U- A/ }; |4 W\o Please check HDB configuration or library setup.
4 A7 h9 I4 k3 |' f9 n6 y5 }+ i: H\o *USRERR: Selected context view string 'functional'
% X: L$ [ M! m9 r" s' h\o offers no suitable view for inst I12 referencing placed master design.unit2.symbol
8 X. b0 D9 s+ Q. {8 z\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
. G( n; {6 k5 g' N( P+ W! {5 N5 N\o Please check HDB configuration or library setup.8 B3 x1 T# e# [- b: j' b5 `* ^4 s
\o *USRERR: Selected context view string 'functional'' h! f. r: g9 y
\o offers no suitable view for inst I11 referencing placed master design.unit1.symbol2 S3 h1 l* U7 t
\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl. z( C! B0 i9 ]
\o Please check HDB configuration or library setup.
j! z2 B- Q% I! i5 ^7 e s3 O\o *USRERR: Selected context view string 'functional'! n2 C w9 }% Y! W
\o offers no suitable view for inst I4 referencing placed master design.encode.symbol
1 s3 ~ O" J/ {/ y4 e# P h\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
' k/ R8 g" D9 V7 b0 K\o Please check HDB configuration or library setup.1 p: G, P& M/ n* P' B
\o *USRERR: Selected context view string 'functional'- j4 j2 h4 j& |& B% m% Z
\o offers no suitable view for inst I2 referencing placed master design.encode.symbol6 l3 K. p8 ^% d9 G
\o in cell Module tiadc, lib design, view schematic, configViewString spectre spice verilog verilogams behavioral functional schematic veriloga vhdl vhdlams hdl system verilogNetlist cmos.sch cmos_sch ahdl.
3 y q; d6 _3 y4 x# O: Y\o Please check HDB configuration or library setup.* q( I0 i+ Z' H( i
\e *Error* Failed to partition the design. c: q: D3 m1 |* r/ `
\e
% W9 K1 |& ~# U2 L- s\e *Error* mspDisplayPartition: Failed to create network
2 n8 l! E' V% w1 G) ^+ L8 `+ H& Y) ] P& X3 D2 R! V+ I
这是什么问题啊?求大神帮忙解决一下,鄙人不甚感激!!!
8 X! `) t7 h& K/ c* H. r |
|