|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 zgyzgy 于 2015-7-22 23:17 编辑 * X1 p$ o* w0 {+ G
+ ?, u, y+ v n# |2 `DATE: 07-16-2015 HOTFIX VERSION: 0535 u/ z" Z% E. H% |
===================================================================================================================================6 q" Z# |% @! ?) N5 j' x' {2 @9 ]
CCRID PRODUCT PRODUCTLEVEL2 TITLE. p, M: F {/ H" l& b0 p0 L& i9 m$ e
===================================================================================================================================- d6 Z) O! d- q7 w
1045706 SIP_LAYOUT INTERACTIVE Enhance the Split Via command to be able to split a stacked via into multiple vias
* `; p' n ^! U/ |4 N9 ]1356381 allegro_EDITOR INTERFACE_DESIGN PCB Editor hangs when adding net to a net group
! x& z. J; x+ s/ j. Q8 U! j1416250 concept_HDL CORE Save hierarchy from TDO crashes DesignEntryHDL
6 ~/ H. g: U8 i$ O) r* N1424166 ALLEGRO_EDITOR SHAPE Dynamic shapes will not fill using the zcopy command
0 ~' ~+ F; r+ J- _ h1424853 ALLEGRO_EDITOR INTERFACES Error message "Failed to add (LW)POLYLINE" when importing DXF file into PCB Editor( j; ^- ?4 K v& S( t
1426668 ALLEGRO_EDITOR DRC_CONSTR Require shape DRCs with route keepout
, g1 C: `9 C8 |5 J8 s# x# c* }6 |( j1427168 F2B DESIGNVARI Variant directives don't get created in CPM while creating variants2 X9 f* V% w; V% |9 l# L2 u
1427481 PCB_LIBRARIAN IMPORT_TEXT To enhance the import txt file in the PDV
9 I% o, C5 Z6 m4 b2 P1428336 PCB_LIBRARIAN CORE Symbol Pin Property Attributes not editable with HF49, X) C# F0 u( r, c$ A
1430405 ALLEGRO_EDITOR MANUFACT Running Export - IPC-2581: The exported .xml data does not contain the Probe figures or the probe information
# l0 G, {. f1 d! @% h1431570 PCB_LIBRARIAN VERIFICATION PDV con2con should read additional properties like NC_PINS from part_table view independant on PACK_TYPE5 q/ R/ m7 _8 i1 e+ g! Q/ f
1431591 ADW LRM LRM should be able to Autofix the parts with $PART_NUMBER even if the SYNC_PROPERTIES has a value of PART_NUMBER
; m2 t/ L+ W8 {& `' A+ k5 q1431875 APD EDIT_ETCH When trying to multi-route a group of nets, APD crashes with the .SAV error.0 l: t' m5 d7 P) V$ `8 z7 _9 y: N
1434375 ALLEGRO_EDITOR INTERFACES Running Export - IPC-2581: The last or largest pin in a series of pins listed in pinOneCfg.txt is selected
8 O4 b* e' X% N+ x* d/ a5 I1 X1434975 ALLEGRO_EDITOR MANUFACT Running Testprep > Manual causes Allegro PCB Editor to crash
- C( u& ]2 @7 h& s8 D+ N, `1435685 F2B PACKAGERXL Export Physical indicates 36 errors are found during backannotation, but the backannotate.log file contains no errors
. X& T8 K5 A8 j7 W& @0 I- N1436206 SIP_LAYOUT ASSY_RULE_CHECK Ignore shapes autogenerated by the crosshatch void fill routine in the acute angle shape boundary ADRC check7 E! V) l! ~, F
1436699 CONCEPT_HDL INTERFACE_DESIGN model assignment not working if signal_model exists within a block0 @8 _( h8 V3 U& T) C
1436989 ALLEGRO_EDITOR OTHER PCB Editor crashes after pouring copper planes N! _5 D- K% {
1437150 APD DIE_GENERATOR Creating a die using the Compose from Geometry command gives error, "E-(SPMHA1-70): Pin is outside of the extents"2 ]3 _1 }8 G$ p/ \+ ~. _7 S
1437287 CONCEPT_HDL CHECKPLUS CheckPlus Segmentation Fault in LINUX
) c6 G* E7 O `6 o; I, a) `2 o1437560 ALLEGRO_EDITOR OTHER APD crashes when running gloss with dielectric generation for the given testcase.; z: y2 w- Q. x6 c( C& C
1437565 F2B DESIGNVARI Variant Hier BOM report puts Block DNI in wrong report section5 t* k5 q% ?0 a' o" j" P# ~
1437725 APD EDIT_ETCH Route > Slide exhibits erratic behavior on differential pairs, }' k- k% U0 O$ m& ?. L$ j
1437748 SIP_LAYOUT INTERACTIVE Allegro Editor and APD have the command opengl report defined in the menu. Please add this to the SIP menu structure5 _7 ~8 y4 D- e5 \3 J/ u
1438933 CONCEPT_HDL CONSTRAINT_MGR Model Defined Differential Objects are named differently, s" r. l! T) I- I& d' m* Q
1439104 ASI_SI SPDIF SPDIF popup window
2 p' l [4 {0 E4 L& O& i1439574 CONCEPT_HDL CORE How do you rotate groups of objects in windows mode?9 l5 s M, n# \5 {* }) J
1440393 ALLEGRO_EDITOR INTERFACES Ability to extract STEP properties from DRA requested
9 ~: m- x, u; N5 H/ a, c$ B" s1440589 ALLEGRO_EDITOR DATABASE Edit - Change crashes the database with errors.
L5 `5 X1 g; M K1441665 CONCEPT_HDL CORE Property not annotated visible as set in ppt_optionset.dat. w1 N# b& |, T9 p: a
1441672 SIP_LAYOUT ASSY_RULE_CHECK ADRC Hangs and does not close, D) [7 u! o+ x. [$ K: N4 d/ T
1441724 SIP_LAYOUT PLATING_BAR Need to be able to set the Plating Bar Width.1 `+ ` A# _) f
1442144 ALLEGRO_EDITOR SCRIPTS PCB Editor crashes when replaying script
* f, t0 o2 b" q8 |1442798 ALLEGRO_EDITOR DATABASE PCB Editor crashes when running dbdoctor
3 G# F7 \. o7 \8 P( B1443693 ALLEGRO_EDITOR SCRIPTS Change Accelerator keys for new orcad shape Menu
3 `5 W7 ~! f. X% F) Y1443738 F2B DESIGNVARI Automatically exclude Nets or Ground Symbols from the Group while adding to Variant
+ d) N7 p$ t& J( U6 n0 V" l1444066 CONCEPT_HDL CORE Replace parts in variant view crash DEHDL if cpm library list contains nonexisting libraries.
2 `- B' K9 }. a2 t4 N% r1444076 CONCEPT_HDL CORE Replacing parts in variants backannotates ALL injected properties in variant view3 C* r$ \/ O! y& j! ]
1444676 ALLEGRO_EDITOR SCRIPTS difference in PCB Editor and OrCAD PCB Editor menus in Hotfix 51
( q, j M( f& O: o- e( ^. m- T
# S" t( U) m9 ?下载链接：http://pan.baidu.com/s/1pJoUvtp) u4 s0 ^. ^0 [) ~0 |
|
评分
-
查看全部评分
|
[复制链接]
/1 
发表于 2015-7-22 23:15
收藏
淘帖
支持！
反对！
