|
|
5#
楼主 |
发表于 2014-10-20 11:59
|
只看该作者
- x$ E" z( E3 {5 u7 Z
DATE: 10-10-2014 HOTFIX VERSION: 037, o. }( S" R9 X
( s: U+ |7 o& C* ~! @) b6 W+ E8 n& Q* Q* |
1314031 CONCEPT_HDL CORE GenView should automatically refresh the page where the block symbol has been instantiated9 H7 Z* Q2 `; J- H
1318575 SIG_EXPLORER SIMULATION Display Parasitic on Wirebond (selecting the second one) crashes APD8 H. `( m7 z% }8 o- X$ D; X
1319258 allegro_EDITOR INTERFACES Enhance IPC-2581 so that the rotation of pad shapes is defined at the LandPattern definition and Pin elements levels: o/ P/ L# z* d* e
1320054 ALLEGRO_EDITOR INTERFACES IPC2581 Import Stackup q2 w% T, j. S h4 G" j5 E2 q+ _% a. r/ F# X% `% H
1320467 CONCEPT_HDL CORE Incorrect directives in cds.cpm for nconcepthdl (cont.): _( M) b8 N, G
" b) X( N, j- C/ ]/ S% w R1320878 ALLEGRO_EDITOR EDIT_ETCH Allegro crash when using scribble& w% K/ P: H) ?
9 m! N& O2 a2 ]$ j" x: k1321319 ALLEGRO_EDITOR INTERFACES Step Export has wrong size
6 ^+ q( [: j6 C9 W3 X1322394 CONCEPT_HDL OTHER Packager runs without errors even when the DEHDL schematic pages are corrupt., V* t' r+ o4 G; _% f5 h
' y+ O) f2 R- @, g& i |1323892 CONCEPT_HDL CORE The SI_MODEL_PATH should not write to $HOME/pcbenv/env7 i+ i. I, @2 P% ^+ {
1324438 SIP_LAYOUT EXPORT_DATA SiP Layout - netlist spreadsheet, Error on exporting a spreadsheet on design file& p9 F# W/ @1 {8 G5 j' k0 t
, c* I8 X) t" X5 {- Y* \5 b6 G; g5 u1324533 F2B PACKAGERXL Export Physical fails - pxl.exe has stopped working7 Y+ g) r4 J' U
|
|
/1 
发表于 2014-10-15 09:56
收藏
淘帖
支持！
反对！
