|
5#

楼主 |
发表于 2014-10-20 11:59
|
只看该作者
. Z" H k7 r7 I! M/ O2 }, T
DATE: 10-10-2014 HOTFIX VERSION: 037* L6 p. p2 s m
2 [' |0 Y( ^) P X2 [& q6 q
1314031 CONCEPT_HDL CORE GenView should automatically refresh the page where the block symbol has been instantiated' n6 J8 H" S# b5 B ^) P% w+ d
1318575 SIG_EXPLORER SIMULATION Display Parasitic on Wirebond (selecting the second one) crashes APD( E( o4 E5 u7 Z7 ~& k. n4 g
1319258 allegro_EDITOR INTERFACES Enhance IPC-2581 so that the rotation of pad shapes is defined at the LandPattern definition and Pin elements levels
4 ^ ~0 P) i* ]# ?) L1320054 ALLEGRO_EDITOR INTERFACES IPC2581 Import Stackup q2 w% T, j. S h4 G" j6 q" |6 L4 O6 Q E/ D8 K
1320467 CONCEPT_HDL CORE Incorrect directives in cds.cpm for nconcepthdl (cont.): _( M) b8 N, G2 P$ R+ W. \2 H' k
1320878 ALLEGRO_EDITOR EDIT_ETCH Allegro crash when using scribble& w% K/ P: H) ?
+ t$ a# V. w* D3 e2 a% S1321319 ALLEGRO_EDITOR INTERFACES Step Export has wrong size. X9 j3 o) C: D' a
1322394 CONCEPT_HDL OTHER Packager runs without errors even when the DEHDL schematic pages are corrupt., V* t' r+ o4 G; _% f5 h
* G2 v7 D0 U3 r: x1323892 CONCEPT_HDL CORE The SI_MODEL_PATH should not write to $HOME/pcbenv/env
/ j9 J% |2 n% h& ~8 i8 |1324438 SIP_LAYOUT EXPORT_DATA SiP Layout - netlist spreadsheet, Error on exporting a spreadsheet on design file& p9 F# W/ @1 {8 G5 j' k0 t" d0 u/ [, K6 H' C" @
1324533 F2B PACKAGERXL Export Physical fails - pxl.exe has stopped working1 m% w2 U5 Y. y( x& q. f
|
|