|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
http://pan.baidu.com/s/1kToiYV1
0 p& C3 p# L" d& S
+ W$ O1 `3 X7 r5 l6 P3 u4 Y+ C. I! N; u& U
DATE: 08-22-2014 HOTFIX VERSION: 034: \" G, g; S$ n3 B1 n# [
===================================================================================================================================- A$ f# P$ z/ X+ j0 L- G# H
CCRID PRODUCT PRODUCTLEVEL2 TITLE3 R9 @) L. K- @8 v/ G
===================================================================================================================================2 ^! j# f5 p2 d7 G
932528 concept_HDL OTHER Ability to handle reusemodule in soft reuse blocks.; c# e; K$ V' J+ ?2 z1 A- L0 V: ^
1137838 FSP GUI Ability to add notes to the canvas! B! K8 e+ A9 x: b0 _1 t3 h9 b6 p7 N
1274382 allegro_EDITOR OTHER Retaining rats at the end of the clines or vias1 f* ]$ p- a8 [ u7 M# |: m1 D" f
1283575 FSP DE-HDL_SCHEMATIC Force Schegen to use symbols from released library
9 J+ l. i! V3 G5 U4 x1296331 CONCEPT_HDL COMP_BROWSER CSV export no longer works properly from Component Browser7 ?- U4 {, b& g
1297855 F2B DESIGNSYNC ds -automode error
# P1 N6 X- Q9 F1298028 CONCEPT_HDL CREFER CreferHDL crashes* s' g, v" D ]0 l
1299607 SIG_INTEGRITY OTHER AutoModel should generate ESpice models for illegal values& l; D$ X6 E$ q4 ^' Z
1299609 CONCEPT_HDL OTHER AutoModel should make an ESpice model for a 3 pin Capacitor
; }& O9 @+ K8 `1302013 ALLEGRO_EDITOR EDIT_ETCH AiBT Crashes Allegro for nets having T points4 [) D" c" m5 S1 j
1302209 SPIF OTHER Can't Export to Router and create a Specctra file.
0 ~ v( B' z+ H* b; Q9 Y# d$ {1302242 F2B PACKAGERXL Packaging a hierarchical project does not create a full pstdmodeldat file
; C; l' E, X5 y# ?% W1302285 SCM CONN_SERVER DSCS-120: Failed to open file <filename.xcon> in write mode* T* |, p( r0 V/ c
1302310 ALLEGRO_EDITOR INTERFACES Need way to have user defined license packages win over cadence products.
& K P& O" h6 Q# w2 c+ u) U% U+ ?1302638 F2B PACKAGERXL Function swaps are not backannotated into the schematic2 I7 @; U5 l$ e
1303170 SIP_LAYOUT DIE_STACK_EDITOR Using Die Properties to move a die to the bottom side causes some entities to disacociate from the part( @5 X) D L+ ^8 l$ I5 {
1303214 CONCEPT_HDL CORE DEHDL crashes
3 ?& N( P6 t, r. W3 h$ n1303219 ALLEGRO_EDITOR COLOR The user preference variable color_dlg_auto_apply changes the colors in the Display category
0 B/ n$ ^# ?) o) \) X1303685 CONCEPT_HDL CORE DEHDL crashes when I save page 3! \, ]' w+ q/ T
1303897 CONCEPT_HDL CORE Tool crashes intermittently when editing top-level schematic
9 z, L2 b' H6 W) I+ |1304656 APD PLATING_BAR Add Plating Bar command convert the Clines having Arcs to 45 Degree segments
2 P. q* K4 `" \7 e2 P1306467 CONCEPT_HDL CORE Concepthdl crashes during model assignmnt1 n; W9 g; ~9 I1 ?; f' Y- S
+ j8 p9 S% }1 o6 r7 K+ H* K7 b) F+ @% T- F- q
功能上的更新了 color_dlg_auto_apply 应用;勾选了此项后;设置颜色时不需要点击应用按钮了;显示很直观哦/ s2 J' @# M1 u8 j; T1 _& Q
大家来试试吧# S* B# N4 C2 o' s, y( v
不足之处就是出钻孔文件导入cam350时单位精度还是有问题的;特别是勾选了CAM350后比例更加有问题。) s C9 P" @- Q3 W
|
|