|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 pzt648485640 于 2014-8-12 17:57 编辑
/ E l' X/ a, t
2 F) {7 A- M8 Qhttp://pan.baidu.com/s/1kToiYV1
. L2 s' K( c$ K9 C2 I- W1 B9 b2 t+ G
3 v0 O' D% {% a; d g' H# Q* ~
( C% x- b4 C& E# c9 y* f
2 x8 T I; w: t! [DATE: 08-7-2014 HOTFIX VERSION: 033
5 [2 T* s5 [* ]2 i" |5 \===================================================================================================================================) ^, X# q! e6 o. W* u7 U/ M
CCRID PRODUCT PRODUCTLEVEL2 TITLE
& T/ B& c6 ?2 u0 d ^# b! \: m===================================================================================================================================
+ _1 u5 I+ k1 `# ]% X1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects.
/ F0 \9 h9 w- R. E! J( y1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value
/ b, Y! [) x4 M) h: ~* w+ B* C# ^1279589 APD NC Duplicated Drills
" c, ]/ B8 V! ?1 K. h1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic& t4 P3 P& y& n
1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI3 D( O I: P0 x
1291054 concept_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line& l- Z" G, H& e/ ^7 `7 L# Y
1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output.5 U4 f$ f5 F) Y8 w4 j+ x1 K
1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical7 O$ Y9 u j/ |- h9 d0 Z
1293346 allegro_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer
I) t* E2 r ^: g* r1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1'$ ~/ m6 d! G' [2 }" v
1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux
4 Z& A" r: V1 d1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted
. [9 q+ M8 n9 @. j' U" Q7 `1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy
, O3 w G$ v7 f1 X3 Q( c" m1 c5 w1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file. G2 }' {3 z; J( V+ ^
1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected+ |4 ]5 j) r" G$ m
1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.6- V' k. c7 L$ w3 ` }" ` E
1298421 ADW LRM Artesyn: LRM cannot update the part.
W2 _7 g9 J7 l/ w+ v7 \. d1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"
9 j3 T% L8 i2 L! T1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM
/ ]" y& e" P3 C- ^2 o0 {4 t1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|
[复制链接]
/1 
发表于 2014-8-12 17:52
收藏
淘帖
支持！
反对！
楼主
