|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 pzt648485640 于 2014-8-12 17:57 编辑
g% r2 x$ k( R. h7 T& t% r% j" l
* M: R# y* `0 t# g9 f1 G4 g5 e( d lhttp://pan.baidu.com/s/1kToiYV1
+ D0 H+ G; d3 P* p7 r* y3 g0 G# Y# P1 E7 A! r& X. _9 W3 t8 _
! C7 L. ?! e+ R9 W0 ^
5 X# D ~- p1 }# B( k; ~DATE: 08-7-2014 HOTFIX VERSION: 033
. b- d. g: g( A4 s- F7 Q===================================================================================================================================0 u) }8 B8 y0 X
CCRID PRODUCT PRODUCTLEVEL2 TITLE( Z d8 W% b$ X1 C
===================================================================================================================================
+ ?- S R+ N7 B5 O% }1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects.0 i8 v R4 ^/ ]' l9 i: @
1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value8 a# j' N$ n- P" X' k; ^5 K& T
1279589 APD NC Duplicated Drills
, O+ v$ V( C6 J: k$ J/ G1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic
4 I1 W* ]* q3 G4 Q# m+ A I- ?/ h1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI) V0 K" a7 O) `
1291054 concept_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line
/ ^! S8 h9 E* z1 f2 _& W; ~; c1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output.) i9 \% F6 O) E y; Q1 n3 ^8 W
1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical: J3 z7 I3 s* a ?7 J. O
1293346 allegro_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer# {0 l1 S; z& W7 t7 k
1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1'
2 ]: O# w! v! a8 \1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux
/ d# g9 c3 @0 b1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted$ v3 i% x2 q. ?7 Y r* |- b& p* p2 E
1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy5 S5 ^: G% \& E! A$ v: s
1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file.* j4 t/ f+ I/ e% L: r3 L
1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected# E7 w" n6 R6 T9 u1 e6 \7 z
1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.60 k i; v( V6 r( E& b7 n
1298421 ADW LRM Artesyn: LRM cannot update the part.
, F, r" J5 \7 e1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"" I7 x2 N" j/ B/ k7 Z
1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM
! |7 j& g. {0 h+ m/ V1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|
[复制链接]
/1 
发表于 2014-8-12 17:52
收藏
淘帖
支持！
反对！
楼主
