|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
QUARTUS II版本:13.0
* o% j3 u p5 I$ sFPGA型号:EP2C8Q208
2 Z! V# e$ u* p* @1 |在编译的过程中出现了如下的警告:
' u' c L: k* B, } w9 H5 ?(1)Critical Warning (332012): Synopsys Design Constraints File file not found: 'exp08_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.; G8 \/ |3 \ k5 B
Critical Warning (332012): Synopsys Design Constraints File file not found: 'exp08_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
3 t8 Q, Z; B5 Z2 [- OCritical Warning (332148): Timing requirements not met
/ ? U1 D$ H( u/ U( YCritical Warning (332148): Timing requirements not met
- Z+ F9 G! W+ ]4 y( M! [8 z( Z3 j' p
4 \% R1 n4 J% T4 D3 n" b(2)Warning (306006): Found 4 output pins without output pin load capacitance assignment
: _( h7 R5 H& G5 h+ Z) T+ D Info (306007): Pin "Data_Out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
0 Y2 A9 w1 G2 C& y( v0 c Info (306007): Pin "Data_Out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
0 k1 x; T" W% k2 n: I, f* G0 F Info (306007): Pin "Data_Out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis. b" v5 z V+ m6 ^1 H
Info (306007): Pin "Data_Out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis1 ^ |& Y! d5 c
程序是黑金开发板提供的程序:PS2解码 ,仔细检查了下,程序没有问题。
' b N4 R- F P. U# U. p" R
/ F' V6 j! y5 V! Z# @求助大侠,有没有什么好的方法来解决上述两个问题。。。谢谢 |
|