|
|
用你给的SCh 16.3也没问题啊!9 \# v0 O7 E% z4 s4 C" `* M
3 u4 M: D; R" O( g' g8 u0 y********************************************************************************* `0 j$ F+ A% U# T7 s
*$ U1 o% i; J8 f$ D4 |' _
* Netlisting the design 4 j7 V+ A' {, v* p+ f
*
+ q3 ]3 ]1 @3 q********************************************************************************; B( C- m G$ G, j7 q
Design Name:- @4 O2 s& Z& g3 c9 t1 h; t
d:\tddownload\1\mysch\myproj.dsn
8 X9 E0 b5 X* G1 ~ N* QNetlist Directory:/ a S P v; a* x1 x: n' x$ I* O
D:\TDDOWNLOAD\1\MYSCH7 \: N' Y" K. H0 s
Configuration File:
% `0 t" w- _0 O+ s9 k( Q! G7 ~* e% _D:\Cadence\SPB_16.3\tools\capture\allegro.cfg7 ~3 x) ~$ | B5 m
1 M! v7 b. b6 e' f, [+ k
Spawning... "D:\Cadence\SPB_16.3\tools\capture\pstswp.exe" -pst -d "d:\tddownload\1\mysch\myproj.dsn" -n "D:\TDDOWNLOAD\1\MYSCH" -c "D:\Cadence\SPB_16.3\tools\capture\allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint"
: ~7 A6 U; X& W6 Z7 l6 G$ I#1 Warning [ALG0051] Pin "GND" is renamed to "GND#1" as visible power pin of same name already exists in Package AUDIO_RJ_0 , J6: SCHEMATIC1, OPA_BUF (360.68, 53.34)., D+ @( `8 ^# ~1 m/ A8 c
#2 Warning [ALG0051] Pin "GND" is renamed to "GND#6" as visible power pin of same name already exists in Package AUDIO_RJ_0 , J6: SCHEMATIC1, OPA_BUF (360.68, 53.34).: }, t- A( \8 p1 d& P: K6 d7 d$ `
#3 Warning [ALG0016] Part Name "SW PUSHBUTTON-DPST_RESET_DSP-RESET" is renamed to "SW PUSHBUTTON-DPST_RESET_DSP-RE".7 u& M+ C9 S) b% H8 i, g
#4 Warning [ALG0016] Part Name "TMS320C6713GDP_BGA272DSP_TMS320C6713GDP" is renamed to "TMS320C6713GDP_BGA272DSP_TMS320".
U8 A7 O* f- j. X U; l#5 Warning [ALG0016] Part Name "MT48LC2M32B2B5-6_SDRAMTSOP86_MT48LC2M32B2B5-6" is renamed to "MT48LC2M32B2B5-6_SDRAMTSOP86_MT".2 y# N" j, L5 x* m# D) g4 j$ y
#6 Warning [ALG0016] Part Name "SST39VF800A_SST39VFTSOP48_SST39VF800A" is renamed to "SST39VF800A_SST39VFTSOP48_SST39".
* o/ c& V5 p3 _$ pScanning netlist files ...# @& T" E$ H8 [& [4 Y4 V3 |% \+ w
, {8 [ C ^: M+ h1 }Loading... D:\TDDOWNLOAD\1\MYSCH/pstchip.dat+ _: f/ v/ Z% S
5 ]! x7 L& @8 F# a
Loading... D:\TDDOWNLOAD\1\MYSCH/pstchip.dat, z& B; x& n) h4 m8 ?- Y9 G
. {1 O9 e% e$ wLoading... D:\TDDOWNLOAD\1\MYSCH/pstxprt.dat0 H2 P% B% R0 [9 k% Z# F
1 |5 h% [& Z( h7 |6 G* D9 m
Loading... D:\TDDOWNLOA) @$ W* p5 f) Q8 @
D\1\MYSCH/pstxnet.dat
- p1 x: p% ^- j" x3 }packaging the design view...
) V& E G- J: J$ d
$ m& Q) j* I* x- Y9 sExiting... "D:\Cadence\SPB_16.3\tools\capture\pstswp.exe" -pst -d "d:\tddownload\1\mysch\myproj.dsn" -n "D:\TDDOWNLOAD\1\MYSCH" -c "D:\Cadence\SPB_16.3\tools\capture\allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint"4 d+ F: W3 C' ?, {! D4 H+ |% D
: N Q5 Y, |) y- \4 P% V; X6 m# r( `0 G8 S
*** Done *** |
|