EE TO PADS 转换问题

xiesonny

我先是 AD的PCB  转换成 pads 再转换成EE文件，在EE中将线画好。
然后用PADS，再导入EE画好的PCB，转换是成功，有提示转换问题，只有元件不见了，其它的还有。怎么解决！！！
! V' M! H5 e* }
1 H* [* h9 s. S& H# P# X5 |/ I
转换提示内容如下
% q( }  `/ j+ {# S; ]0 L4 WExpedition to PADS Layout Design and Libraries Translator (Version 9.5) 01/08/13 13:54:53
" n( }2 r* E# b: f1 I! lCopyright (c) 2012 mentor Graphics Corp. - All rights reserved
. v. q" f) {1 w4 ]! [/ @
8 }: S8 N+ [, W7 ?! b3 B------------------------------------------------------------
8 D1 v( `! n3 C: ?" HInput folder: D:\1\EE\PCB\EE.pcb
Output folder: EE_pads_5.pcb
" y2 [) q& H7 w5 K* f9 y: Q
[I] Preparing data...
Output file: EE_pads_5.pcb
[I] Loading...
$ C; [$ @: \. F; F( U2 X[I] Translating Expedition design files from 'C:\Users\ADMINI~1\AppData\Local\Temp\' to PADS Layout design file
6 z% [( x+ f+ E[I] Reading Pad Stacks...
  q8 C& c: R& J: r4 {0 |[I] Reading Cells...
[I] Reading Part Numbers...
[I] Reading Job Prefernces...
- p/ L8 }0 _. f2 l) a[I] Reading Net Classes...
[I] Reading Net Properties...
[I] Reading Layout...
4 y$ k% `0 \: s8 a: j[I] Translating data...
[W] All coincident Pad Entry rules are translated to Default Rules level
2 a- L' D! _, H! [* ]+ c+ e+ n[W] Discriminate Pad Entry rules found, and the rules were not translated.
[W] Route grid is not set. Primary part grid is used for setting design grid.
[W] Part type 'RES' is not found, and the component 'R6' was not translated.
[W] Part type 'RES' is not found, and the component 'R9' was not translated.
[W] Part type 'RES' is not found, and the component 'R10' was not translated.
! D" P/ T% |% d# z2 p[W] Part type 'RES' is not found, and the component 'R5' was not translated.
[W] Part type 'RES' is not found, and the component 'R8' was not translated.
[W] Part type 'RES' is not found, and the component 'R7' was not translated.
* U. F9 b- s7 M4 [" Z( E[W] Part type 'RES' is not found, and the component 'R4' was not translated.
[W] Part type 'RES' is not found, and the component 'R3' was not translated.
[W] Part type 'RES' is not found, and the component 'R2' was not translated.
[W] Part type 'RES' is not found, and the component 'R1' was not translated.
[W] Route outlines are not supported, and was not translated.
: q* H0 O9 o0 H  [3 X7 V[W] Pin name 'R7-1' has wrong format. The pin was not included into the net 'GND'.
[W] Pin name 'R6-1' has wrong format. The pin was not included into the net 'GND'.
" e) ?0 \; u. j. e[W] Pin name 'R8-1' has wrong format. The pin was not included into the net 'GND'.
* w5 |1 ^. j' i5 t2 O* y# R- v" \[W] Pin name 'R9-1' has wrong format. The pin was not included into the net 'GND'.
[W] Pin name 'R10-1' has wrong format. The pin was not included into the net 'GND'.
[W] Net 'GND' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
: L7 q! E" I. w( W[W] Pin name 'R1-1' has wrong format. The pin was not included into the net 'NETR1_1'.
[W] Pin name 'R6-2' has wrong format. The pin was not included into the net 'NETR1_1'.
2 E0 z/ s/ C) z6 n7 p. L/ P[W] Net 'NETR1_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
8 h5 U: x) l2 E/ m: L/ i3 Y! P) n[W] Pin name 'R2-1' has wrong format. The pin was not included into the net 'NETR2_1'.
[W] Pin name 'R7-2' has wrong format. The pin was not included into the net 'NETR2_1'.
[W] Net 'NETR2_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
$ f) M! ~& ?# G[W] Pin name 'R3-1' has wrong format. The pin was not included into the net 'NETR3_1'.
[W] Pin name 'R8-2' has wrong format. The pin was not included into the net 'NETR3_1'.
* p% c' H4 N  s' z: g( P  k( i" E[W] Net 'NETR3_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
' H2 W& ]. E# _[W] Pin name 'R4-1' has wrong format. The pin was not included into the net 'NETR4_1'.
9 T% |5 n$ E( y% p  D# x& g% d[W] Pin name 'R9-2' has wrong format. The pin was not included into the net 'NETR4_1'.
[W] Net 'NETR4_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
[W] Pin name 'R5-1' has wrong format. The pin was not included into the net 'NETR5_1'.
[W] Pin name 'R10-2' has wrong format. The pin was not included into the net 'NETR5_1'.
[W] Net 'NETR5_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
[W] Pin name 'R2-2' has wrong format. The pin was not included into the net 'VCC'.
4 Z# P, c* v8 Z[W] Pin name 'R1-2' has wrong format. The pin was not included into the net 'VCC'.
[W] Pin name 'R3-2' has wrong format. The pin was not included into the net 'VCC'.
[W] Pin name 'R4-2' has wrong format. The pin was not included into the net 'VCC'.
7 @, a; q8 F' F. b# C. g) X! Q/ W3 G[W] Pin name 'R5-2' has wrong format. The pin was not included into the net 'VCC'.
[W] Net 'VCC' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
$ a7 H. H2 @- }8 ?; G0 z[I] Completed
  f, N, _6 y- J

dali618

为什么要转，你不是两个工具都会用么

xiesonny

dali618 发表于 2013-1-8 15:48
# k) K* j4 W9 j8 d- }7 m为什么要转，你不是两个工具都会用么

7 |+ x; m8 J# R/ V: I6 Z有些工程，比如AD的，或者PADS的，工程可能已经做了一部分，或者修改比较多，想转入EE中再重新布线。完成后，再转回PADS或者AD中，为一个完整的工程。

v520

我在转换时遇到icdb出错 请问楼主是怎么设置的？、

TOTO

把CES关闭再转试一试。

xiesonny

TOTO 发表于 2013-1-9 16:21
把CES关闭再转试一试。

! t" ]# X, p' m呵呵，如果EE不能转PADS，比如导入错误，那么关闭CES后，的确就可以导入了。这个方法我知道。
  N, j! {7 d1 X+ k我想知道的是，PADS转EE的文件，如果开启CES后，是不能导入的，但关闭后，虽然能导入，但就如我所问的问题一样，没有元件封装的。其它的可以转换

TOTO

xiesonny 发表于 2013-1-9 19:36
- z! L/ B; t; L呵呵，如果EE不能转PADS，比如导入错误，那么关闭CES后，的确就可以导入了。这个方法我知道。
5 ]7 C4 F, H& I) K我想知道的 ...

软件之间的转换不可能十分完美，由于没有看到实际情况，不太清楚造成所述问题的原因所在，但目前的解决方法可以保留转换后工程的线，铜皮孔等需要的信息，拷贝到没有问题的PADS工程上.由于本人能力有限，不知道这样的方法是否可以帮助您解决问题

xiesonny

TOTO 发表于 2013-1-10 08:46
软件之间的转换不可能十分完美，由于没有看到实际情况，不太清楚造成所述问题的原因所在，但目前的解决方 ...

5 ~! l/ w, S# L7 ~! x  }% t
* ^2 d2 ~+ W( b! n* L1 Y呵呵，这样的解决方案貌似不好。
我说一下具体过程吧。
# x, Z' S. B, C! b% L1 D
% f  V$ k  T2 u3 x; p% G1，不管用什么软件生成网络表，或者用原生的DX， 然后在EE中做的PCB工程。基本可以完美导入PADS中。
2，如果你是AD转PADS转EE，或者PADS转EE，你再想从EE转回PADS，问题就来了，如果打开了CES，要关闭CES才能导入PADS,虽然能导入了，但是，元件却不见了，就像我顶楼所贴的提示内容差不多。
  r, `; \7 Q4 Q
我想解决的是2过程。
1 N* }: S; m6 S: S9 T4 B! e因为有些工程可能原来是AD的，或者PADS，这样可以在EE中布局布线，完成后，再导回PADS，这样就是一个完整的工程。

donyli

请问下，EE怎么转PADS？
谢谢！

YiXue

规则都导进去了吗？

Yuanlonglong

CES没打开，在PADS里面import出现iCDB无法打开的错误

blmld

xiesonny 发表于 2013-1-10 14:17
3 ]( w1 Y0 }0 w: [- _呵呵，这样的解决方案貌似不好。
我说一下具体过程吧。

  ~/ f8 V  c- Y! f3 A  T+ D: v请问器件丢失问题解决了吗？能分享下解决方案吗，我也想知道怎么解决器件丢失问题。谢谢！