很诡异的问题，一个DRC警告，WARNING [DRC0004]

zju

WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_W15 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (2.50, 5.30)

# m4 P9 Y( ^- X6 q, h* @- G请看图

4 i( e% [3 h" p8 z% x: w

zju

--------------------------------------------------
+ ?* P( {, [# X6 q' nChecking Schematic: FPGA
/ x" S+ J/ s$ b: \--------------------------------------------------
4 x5 e& K& f8 P& _  h$ CChecking Electrical Rules
/ ^7 O9 K/ j# _- T6 l5 O9 g
% K! T; G% K) Q4 h2 x3 |. BWARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_V21 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (4.90, 2.20)
4 @  i" ~* S& [: _% wWARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AA19 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (5.00, 4.80)
8 A1 {# p, s% YWARNING [DRC0004]   Possible pin type conflictWARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_W15 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (2.50, 5.30)  U1,IO_VB7N0_Y14 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (2.50, 5.50)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_V20 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.10)
% ~6 v& m+ y1 b3 MWARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_V22 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.30)
" n% w1 O* s( I& G" l; {& YWARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_W22 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.70)
, i' i( k9 P5 Z) p; g- dWARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_W16 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (2.50, 5.40)
. D9 V, I: J* h0 D. a* n4 DWARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AB18 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (5.00, 5.60)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_Y17 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (2.50, 5.60)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_Y21 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 3.10)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_Y22 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 3.20)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AA18 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (5.00, 4.70)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_W21 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.60)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AB19 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (5.00, 5.70)
1 R6 s5 }8 C( M; z; o$ IWARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_R17 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 1.70)
9 H0 B/ U( f0 Z

jacklee_47pn

這個很正常啊，例如有些芯片的管腳在手冊上說是 Bidirectional，可是它有很多模式可以選擇，好比說 GPIO INPUT、GPIO OUTPUT、UART TX，這時候你在ORCAD建立元件庫的時候，你可能選擇 Bidirectional ，可是實際上你可能是一個 GPIO INPUT PIN，所以會接某元件的 OUTPUT PIN，所以 ORCAD 會提醒你 Bidirectional Connected to Output Port。
/ Y  k: S8 z. F8 ~+ ]
- t+ B% _1 D8 g5 r所以在件元件庫的時候，要慎選 PIN TYPE。另外一個方法是去修改， ERC Matrix 的規則，只怕 98%Bidirectional Connected to Output Port 是沒關係的，其他 2% 是真正有問題，如果沒仔細看，有時候會很淒慘的啦~~~~~~
1 g; A/ i9 U, y; j0 g" @

zju

仔细看，我试着把那个PIN 没连接到任何网络，都会出现那个警告。。。
5 y4 D* o* N. `- _百思不得其解啊

zju

解决问题，把PORT 改成off-page 就OK
虽然逻辑上说不清楚。。。

jacklee_47pn

怎會說不清楚。請看別人的帖子 https://www.eda365.com/thread-9218-1-1.html
' N3 R1 d* Z& k8 t帖子還是放在 [推薦主題] ，非常醒目呢。

zju

我的port确信属性没问题的~~所以说不清楚嘛