|
5 d( P0 F/ c/ k4 f/ i5 s- s
! C: \, S9 t9 V$ Y7 B2 k1 H7 N Forward Annotation
: F" I4 }0 ^, f" b/ b/ K) I ------------------9 X% P$ |" u9 M8 c: E; ?& _& R
: k" g& o9 [; [9 }& o2 i
02:24 PM Tuesday, July 05, 2022. ^4 g3 \3 `$ @
Job Name: F:\Mentor\Mentor_Project\2022_6_28\PCM2\Project\Project\PCB\Board1.pcb, p; [3 m( Z" F' g' P k
. j- w5 B3 X# j, f
2 _6 O5 A5 o. R. S
Version: 01.01.00/ m" S* }7 a6 u% f
6 G' b+ Q8 s+ B/ S! c
A new Target PDB will be created from the Central Library to satisfy the parts$ q) y! ?% G' J; v8 k! S% M
requirements of the iCDB.
4 o! w! W3 ] n8 f# J. B2 L" H& A: w( M, _% Q- N
The schematic source is a Common Data Base.# ]8 [2 q; \* I4 M1 K
3 [9 h- ~, j" e u3 ^5 V The AllowAlphaRefDes status indicates that reference7 m8 @9 u9 J$ n& _
designators containing all alpha characters should be deleted" E& w/ [8 I6 E) t& [, M7 @
and the relevant symbols repackaged.
D! }) s5 _4 l! q2 k& \% G, v+ D+ M Q: w
8 V- U Z9 S, w$ X1 K& H% C1 ]0 _. l$ A; C# {4 T
Common Data Base has been read
- M' x6 f8 P3 x7 W, U: ] w6 T! ]3 z- H% N
Target PDB Name: Work\Layout_Temp\PartsDB.pdb5 }! n; P, t% t
8 g# |1 I* l3 P8 r0 a Number of Part Numbers: 11
& ]+ u8 L! e8 b8 i7 L Part Numb: AOC3860 -> Vend Part: AOC3860
+ e5 ]& Y0 I. h5 {! x5 C Part Numb: C0201 -> Vend Part: C0201 $ J) v8 A& r# g$ d/ J
Part Numb: ESDBVL5V0AE1 -> Vend Part: ESDBVL5V0AE1 $ ^; r$ x' N9 K( _- R
Part Numb: ID0201 -> Vend Part: ID0201
4 n0 K2 Y. _& o: Y Part Numb: MM3860AL5ZRE -> Vend Part: MM3860AL5ZRE 3 v( R- d$ w0 h& W) D( M5 T
Part Numb: Ni6 -> Vend Part: Ni6
u) g1 p! ~) Z, D4 I! k* V Part Numb: NTCG103JF103F -> Vend Part: NTCG103JF103F
* j! f& l; b# T' N Part Numb: pad_P3 -> Vend Part: pad_P3 8 {' P1 _" V/ H
Part Numb: RS0805 -> Vend Part: RS0805 5 c. s7 I: I' z) N5 W
Part Numb: R0201 -> Vend Part: R0201 0 q0 N4 @4 {' x* T! O" ^! \$ N
Part Numb: TP -> Vend Part: TP
. X' A+ }: ?* |4 O& U8 G; r& _1 v4 G
Number of Part Names: 0
7 q1 Z/ p1 ]4 O1 a! m" n7 {/ O, ~/ a Q
Number of Part Labels: 0* f2 p8 c% p6 U @, \
0 X( F' t, Q. {1 H, N( w# c4 \/ H- a9 u. Q* l8 q# ]' R
Checking for value differences between symbol properties and PartsDB properties
) \- Y' t# |8 o3 ]( k2 u- T# v! J
Checking the validity of the packaging of prepackaged schematic7 q+ x. k9 ~* c# G* D
symbols. Only the first error in symbols having the same
; @* n$ K- S4 l Reference Designator will be reported.
4 }( S+ W" ?9 F7 y: h5 G: P- n3 C/ |1 y; J! T- Z$ L: Y( d* K
The packaging of all prepackaged schematic symbols is consistent
6 B" d& N. P! S! S( ?% B7 g with the Parts DataBase data for the cross mapping of
- m ~. v: b9 g symbol pin names to Part Number pin numbers.4 U! `! R# W1 T: N4 {) a% Z
Symbols that were not prepackaged will now be packaged correctly.5 b0 x7 n1 z4 ]3 J5 [$ C
# e7 y; \( m0 K' F+ E2 T" o
No errors in Existing Schematic Packaging.) _7 u/ {/ A+ T9 q4 g0 h
) A( v/ s, U' {3 ~. Z
ERROR: Unable to copy padstack VIA0.55 from padstack database F:\Mentor\Mentor_Project\2022_6_28\PCM2\PCMLIB\PCMLIB\Layout\PadstackDB.psk
# h0 D/ v6 w U7 } W4 e. j to padstack database F:\Mentor\Mentor_Project\2022_6_28\PCM2\Project\Project\PCB\Work\Layout_Temp\PadstackDB.psk because the padstack types do not match., W( N1 r- ~, W. g
8 C- X I. y" @
ERROR: Unable to create local Cell Library.
+ X" P2 p. w% P; t( {' c8 C) G1 D0 Y2 G
DataBase Load is being terminated with 2 errors and 0 warnings. O, N8 G) B Y* R0 |2 i$ h
Logic Data has NOT been Compiled.
$ O0 G0 i6 Z; g- h8 ~
6 D N+ ?( p( a0 L( W/ m7 }8 k2 F0 ?/ M7 ], Y+ ?8 p Z
|
|