|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
编写DSP程序时,由于代码较长,超过片内RAM空间,所以改为烧写flash
# M4 K" |* r4 L+ R6 O* | 开始烧写代码,运行程序,结果均正常;然后在此基础上添加一段代码(代码内容类似,没有错误),结果运行程序后,程序跳入非法中断 interrupt void ILLEGAL_ISR(void),不知为何。仅仅是添加一段代码,结果出现非法中断,百思不得其解,请高手指点一下。多谢多谢。6 X' m0 d+ c& ?2 B, g \' C
程序中cmd文件如下:
- ~# j1 s1 m. fMEMORY$ j1 E5 `: N b# H5 ?) X- I
{5 Y% ^4 i* `" F! f% t
PAGE 0: /* Program Memory */
2 ?8 n! Z3 x8 t9 a9 i4 r /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE1 for data allocation */
( ^& ^0 |8 ^' A0 m
S' D5 }. d$ J9 J5 N! o, u! ^ ZONE0 : origin = 0x004000, length = 0x001000 /* XINTF zone 0 */& a1 T9 l- G, R, x* a; i: N
RAML0 : origin = 0x008000, length = 0x005000 /* on-chip RAM block L0 */. O) a W3 w1 u) R' _$ b: R# [2 P
/*RAML1 : origin = 0x009000, length = 0x001000*/ /* on-chip RAM block L1 */( T% X6 K7 R$ ~5 n
/*RAML2 : origin = 0x00A000, length = 0x001000*/ /* on-chip RAM block L2 */3 `- u, z3 Q+ q+ B9 I7 u9 }( u7 w* ^
/*RAML3 : origin = 0x00B000, length = 0x001000*/ /* on-chip RAM block L3 */& H V: G% L, L' J
ZONE6 : origin = 0x0100000, length = 0x100000 /* XINTF zone 6 */; A; B- h& D# {* a: p
ZONE7A : origin = 0x0200000, length = 0x00FC00 /* XINTF zone 7 - program space */( P/ t2 j8 Q+ k3 ~* P B
FLASHH : origin = 0x300000, length = 0x008000 /* on-chip FLASH */
, l' W f& S" I. S" x' b* S- c6 R /*FLASHG : origin = 0x308000, length = 0x008000*/ /* on-chip FLASH */6 w& b4 Q+ y) A+ z& [! |. X% E
/*FLASHF : origin = 0x310000, length = 0x008000*/ /* on-chip FLASH */
$ U5 M: f' ^1 `- u( n" E# [4 a /*FLASHE : origin = 0x318000, length = 0x008000*/ /* on-chip FLASH */
- H9 M. v# q5 @3 k) m /*FLASHD : origin = 0x320000, length = 0x008000*/ /* on-chip FLASH */. ?( t: K9 k/ A: c4 C/ e/ I# K; I
/*FLASHC : origin = 0x328000, length = 0x008000*/ /* on-chip FLASH */
+ F( m- h, V2 R7 p- z+ `3 g FLASHA : origin = 0x308000, length = 0x012000 /* on-chip FLASH */# o( y3 q6 r% c( P
CSM_RSVD : origin = 0x33fF80, length = 0x000076 /* Part of FLASHA. Program with all 0x0000 when CSM is in use. */- D+ X- ]! T1 ^+ s' D, b* D( l# F; J
BEGIN : origin = 0x33FFF6, length = 0x000002 /* Part of FLASHA. Used for "boot to Flash" bootloader mode. */2 q8 G5 h/ _2 i" _# j( K, O
CSM_PWL : origin = 0x33FFF8, length = 0x000008 /* Part of FLASHA. CSM password locations in FLASHA */
( z7 @8 Z6 s4 x3 y' K G9 h OTP : origin = 0x380400, length = 0x000400 /* on-chip OTP */% d" e5 @6 Y* O- r. M' J" U
ADC_CAL : origin = 0x380080, length = 0x000009 /* ADC_cal function in Reserved memory */
' ~* {' {9 r% K- M
3 y2 F9 {) `' k" Y* e IQTABLES : origin = 0x3FE000, length = 0x000b50 /* IQ Math Tables in Boot ROM */6 g' C' N- w, r; r
IQTABLES2 : origin = 0x3FEB50, length = 0x00008c /* IQ Math Tables in Boot ROM */
* c5 e, K0 o* W% X FPUTABLES : origin = 0x3FEBDC, length = 0x0006A0 /* FPU Tables in Boot ROM */* C2 D' g& J3 p/ u1 P- l# F9 f
ROM : origin = 0x3FF27C, length = 0x000D44 /* Boot ROM */ 5 t: H" f: p+ A1 I$ ~
RESET : origin = 0x3FFFC0, length = 0x000002 /* part of boot ROM */# q- u6 Q3 y4 |
VECTORS : origin = 0x3FFFC2, length = 0x00003E /* part of boot ROM */; l( ]& f; K4 R
5 U% ?, j) @& _ Q1 T' ~PAGE 1 : /* Data Memory */
' v. d! u8 Y& [# A /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE0 for program allocation */- l9 W; a, H; p
/* Registers remain on PAGE1 */- L$ M1 }" f `* i2 x/ x
- T% b7 n9 l' k! y" O
BOOT_RSVD : origin = 0x000000, length = 0x000050 /* Part of M0, BOOT rom will use this for stack */4 u# X+ N1 j, C9 q
RAMM0 : origin = 0x000050, length = 0x0003B0 /* on-chip RAM block M0 */
" I8 J2 s5 l4 S0 X+ Y5 m$ @ RAMM1 : origin = 0x000400, length = 0x000400 /* on-chip RAM block M1 */
* b6 ~5 R _! e3 ^# @$ H8 v C /*RAML4 : origin = 0x00C000, length = 0x001000*/ /* on-chip RAM block L1 */ ]9 t2 I& Q9 q1 b: A1 Q: b8 l, b
RAML5 : origin = 0x00D000, length = 0x001000 /* on-chip RAM block L1 */
( X& B2 j0 \# ]5 p RAML6 : origin = 0x00E000, length = 0x001000 /* on-chip RAM block L1 */
Q4 H# P8 t7 k: ^4 p' f RAML7 : origin = 0x00F000, length = 0x001000 /* on-chip RAM block L1 */. o& x5 ~. _6 r) h
ZONE7B : origin = 0x20FC00, length = 0x000400 /* XINTF zone 7 - data space */
' ?) e$ j3 s! ` ZONE7A : origin = 0x210000, length = 0x010000
1 a; }5 e' \$ O( }# L ^ /*FLASHB : origin = 0x330000, length = 0x008000*/ /* on-chip FLASH */
& f5 { T' Y9 @! j( R}7 b; @9 v: @# P
% X7 c7 d) g/ A6 I& v. z/* Allocate sections to memory blocks.! t, ]! U, Q9 C
Note:
+ P2 s2 K3 p$ C2 B+ L4 A codestart user defined section in DSP28_CodeStartBranch.asm used to redirect code
3 Z$ {% u. l: G# q execution when booting to flash5 y6 i" @& ^8 F) A* X
ramfuncs user defined section to store functions that will be copied from Flash into RAM: z+ V9 n; W4 |$ j
*/
: F1 R. w. W$ O3 M7 J* B: P; }$ X) r$ z5 q& r" V
SECTIONS
1 Q$ H2 {* `( S( i+ w; {{
q/ [7 Q7 j1 W, [4 F; p# |) |/ P3 |) I9 H
/* Allocate program areas: */2 G. r+ m) y ~7 R3 F. ^
.cinit : > FLASHA PAGE = 0! O& {" o+ p9 d3 \
.pinit : > FLASHA, PAGE = 0
! j5 H6 W1 E% e9 r; W9 R' v" M .text : > FLASHA PAGE = 0
( l/ h& R! n0 } d+ Z+ C codestart : > BEGIN PAGE = 0
8 d- k; R% W& g! V4 v. `! Q4 \ ramfuncs : LOAD = FLASHA,
" V* G1 p. l& U8 w1 J. e RUN = RAML0,
1 M8 C* u! r0 _$ g8 ~; o8 x" S LOAD_START(_RamfuncsLoadStart),: f* t+ o0 ]5 n
LOAD_END(_RamfuncsLoadEnd),
X5 s4 w$ C4 S9 P RUN_START(_RamfuncsRunStart),
A* ?+ p. x# O* B8 Z" _1 k PAGE = 0$ m' T$ K# Z# @: Q
( _2 G# s2 b+ e8 F8 v csmpasswds : > CSM_PWL PAGE = 0
7 O* s5 |3 w! ? csm_rsvd : > CSM_RSVD PAGE = 0
1 p4 H# r2 p, t1 L% }7 ]3 I! P
9 l0 j9 ]. m" n% X7 r /* Allocate uninitalized data sections: */0 O [: l' a5 k
.stack : > RAMM1 PAGE = 1
0 d A! a& U6 X .ebss : > RAML5 PAGE = 1+ E, _9 O0 B" Z9 G8 f4 r; |' E- o
.esysmem : > RAMM1 PAGE = 1
2 _) k2 i, A V o2 w: K8 M2 l$ }( k& @3 S7 F
/* Initalized sections go in Flash */
- e8 {9 j; S9 L /* For SDFlash to program these, they must be allocated to page 0 */
; `' c6 L1 _2 ?: G .econst : > FLASHA PAGE = 0
% J7 f. H: T6 U .switch : > FLASHA PAGE = 0 ! t* y" ?3 I v# ?0 w
7 G. e7 i9 q/ K" d+ M4 ~( ~# a1 P /* Allocate IQ math areas: *// X6 V! {0 y# n& @4 U3 q! l M
IQmath : > FLASHA PAGE = 0 /* Math Code */) ^+ d' }& e: ^
IQmathTables : > IQTABLES, PAGE = 0, TYPE = NOLOAD' z) a* q& K6 |% A/ m
IQmathTables2 : > IQTABLES2, PAGE = 0, TYPE = NOLOAD; c% U u* }/ T R; ~2 G
FPUmathTables : > FPUTABLES, PAGE = 0, TYPE = NOLOAD( Q% b+ ^" U; d9 i. }% m% t
( N8 S5 u+ H% T L F4 ^ /* Allocate DMA-accessible RAM sections: */; Q: c1 K C. Q
DMARAML4 : > RAML5, PAGE = 1
: F. y2 Z W, y/ d) K& ?1 ~ DMARAML5 : > RAML5, PAGE = 1
: H2 ]1 g- h; p7 C DMARAML6 : > RAML6, PAGE = 1
/ Y5 s# c' O5 }* r! K( b- l DMARAML7 : > RAML7, PAGE = 1
; W7 G6 `! I" O, F
5 n# m Y+ k& @+ `6 G& p @ /* Allocate 0x400 of XINTF Zone 7 to storing data */8 \$ C6 d+ r- z" o1 Y# M( O
data : > ZONE7A, PAGE = 1 Q) E8 c' d G, {( k# i- }- P
ZONE7DATA : > ZONE7B, PAGE = 1
) t; Q3 Y! I3 W- j D" Q. w6 Q2 r2 S5 c% p h
/* .reset is a standard section used by the compiler. It contains the */
, ^: p, ^% ?- u p/ b /* the address of the start of _c_int00 for C Code. /*) r9 ?5 B1 d) m1 V) l
/* When using the boot ROM this section and the CPU vector */
. ~9 I, R2 a7 S" p /* table is not needed. Thus the default type is set here to */
. S- ^3 k7 a% g; Z /* DSECT */" [/ f1 d, ]6 j6 q
.reset : > RESET, PAGE = 0, TYPE = DSECT* n, y- Y: z' x: V! R, o) Y
vectors : > VECTORS PAGE = 0, TYPE = DSECT
1 G$ f0 V6 {! u$ n* x6 D
0 B' ?9 b! V) a$ I /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
, h; t8 K4 n8 ^2 n# C1 P& d .adc_cal : load = ADC_CAL, PAGE = 0, TYPE = NOLOAD
9 _. S5 k% V2 ^) v+ w/ a0 m- l
: Y5 F( t, J: H) J. Q}" \2 P! x9 Z. e; t' J, n$ i
|
|