|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
AGM AG6K(mcu) SoC is targeted to high-volume, cost-sensitive, applications, enabling system designers to meet increasing peRFormance requirements while lowering costs. It is based on AGM SoC architecture. This device integrate one MCU core, AGM programmable logic, 12-bit ADC, 64Mbits SDRAM and 12Mbits SPI NOR FLASH in single device.
* c% s# |5 b _4 i [, C8 ~( }- J0 a
+ e8 s9 |! L+ Q: F: mFeatures
+ g3 S2 }5 v' d/ h
) n" {& |* `; }8 j7 g( ]. T% r( A# L: J; I# c1 H
MCU Architecture:
" I/ e$ C; O% U8 x/ H( }. [• One-core MCU: Working frequency up to 250 MHz1 A$ s% f! A/ b% [. T. i
• On-Chip Memory: 128Kbytes SRAM
! k& X. o! C# `/ w/ A& G2 s; _* ~• I/O Interfaces:! Y6 Z" ^. D, i' D" A0 [# c J
• External AHB Slave Interface
- p+ ]4 `* G0 g$ K X9 b5 F• On-Chip Memory Access Ports
; k x4 l0 k. ]0 A• UART Interface. `% g$ o1 h4 U, q
• GPIOs( p& b9 |/ C4 z& W# ?$ B5 B
• JTAG Debug Ports% o) B6 c: x9 W
• SPI Flash Interface
! }2 Q( P2 q0 c9 B l) W. Q• Interconnect: ARM AMBA® AHB based
/ m: s9 y5 J. c) C! h9 K
z' V9 P5 W. ^- K$ L9 C% C) g: q. A+ |6 e! h) R# O3 P+ _
SDRAM:. K* B; u: V2 ]; Z( r+ H- Y9 u- q
• 16bits datawidth
3 i" @9 _' f1 N0 `) o• 64Mbits capability3 u* K! A& @; q! i/ y! ~
• up to 166MHz working frequency* ^, ~" U e8 U$ @
0 n/ k6 m$ u. H& q' V1 d0 t1 A# V$ k: _
SPI Flash:
& A4 @$ M, X, C. T8 R! L; \2 s• 12Mbits capability
2 g! j9 T7 r9 l* U* Y. V$ V/ W: Y. c! Y6 r
- f+ Y" K, k7 v& E7 T+ l
Analog-to-Digital Converters(ADC):0 Q2 U+ `1 M' f. t1 Q
• 12bits accuracy. r, R2 R9 c* Q! ^. H( e
• 1MHz sampling frequency& l" U7 l$ E* l B, o
• On-chip temperature sensing0 P4 c$ _4 m3 M( |1 y8 o
• Up to 10 channels (include internal temperature sensor channel)) S! I8 Z6 W* `% J% |. v- c# J% W
F' Y2 R* ^7 \6 h1 C' p M; ?) h) j
FPGA Architecture:
& d: R2 ^: s5 G5 M8 y1 V• High-density architecture with 6K LEs1 I. `, Z7 o1 E" U2 ^6 C4 E( m
• M9K embedded memory blocks, up to 504 Kbits of RAM space, M* d9 i" h$ ^, ]5 X& K
• Up to 56 18 x 18-bit embedded multipliers are each configurable as two independent 9 x 9-bit multipliers
9 a6 j; _ }6 |. x. \• Provides 4 PLLs per device provide clock multiplication and phase shifting* d6 M* S8 `6 o& p0 F. \
• High-speed differential I/O standard support, including LVDS, RSDS, mini-LVDS, LVPECL. s, y$ I i! e3 f# V9 D
• Support DDR, DDR2' o3 p4 G, ^' l6 f. o
• Single-ended I/O standard support, including 3.3V, 2.5V, 1.8V, and 1.5V LVCMOS and LVTTL
: U, Y+ ^6 k0 Z! U• Flexible device configuration mode: JTAG and AS, PS
; b( }9 X3 ^; ^! h6 r5 v• Support remote update, by “dual-boot” like implementation& ^& A& \9 e2 G- a9 i
R9 [8 j. ]; e2 D# O' o, }
1 D7 g, V1 S/ j2 t- B
5 u @% S ? g7 F4 ]! O% \- B* U0 Y/ o9 ?* Y1 I
- X+ S, \) c! _. O/ D+ N* E* Q; e9 D6 X# g
) H5 s$ i2 {/ j0 X% k2 d
) T4 p3 H- }; y |
|