找回密码
 注册
关于网站域名变更的通知
查看: 327|回复: 1
打印 上一主题 下一主题

AG10K FPGA+MCU(ARM M3)

[复制链接]

该用户从未签到

跳转到指定楼层
1#
发表于 2019-8-2 14:57 | 只看该作者 |只看大图 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您登录!

您需要 登录 才可以下载或查看,没有帐号?注册

x
本帖最后由 mytomorrow 于 2019-8-2 15:00 编辑 ! w2 S2 p( l! V! a' k& K
6 O" [8 A9 g/ q. ~. o
General Description& g: I5 g' @5 x$ x# X3 ~

* |# j9 r$ B" x/ N
, f/ ]. v4 [3 K1 V) |# q
AGM FPGA devices are targeted to high-volume, cost-sensitive, applications, enabling system designers  N4 y" `" I- R4 l' t- S4 N
to meet increasing peRFormance requirements while lowering costs. The SRAM-based FPGA device, its! n  N% @; q# l5 R) U. p7 }
low cost and optimized feature set makes ideal solutions for a wide array of automotive, consumer,4 t/ w+ z9 o$ U4 Z8 I! i
communications, video processing, test and measurement, and other end-market solutions. AGM FPGA) t. W+ }$ W2 W! k
device family provides the ideal solution for your high-volume, low-power, and cost-sensitive applications.
; {2 H. _" v- }% @4 o, ]5 D) ?4 M5 W. S! x' i% @
Features
+ H8 Z' a  D$ f7 Q: }' B; A" Y6 y3 O  k2 `3 x) X+ p8 K6 ^
; C* p5 b* U8 r
 High-density architecture with 6K to 10K LEs
2 @: g& h9 f! W0 C M9K embedded memory blocks, up to 414Kbits of RAM space
. [0 I0 z( l% }8 b/ G5 K5 L3 ` Up to 23 18 x 18-bit embedded multipliers are each configurable as two independent 9 x 9-bit
9 k9 o; s2 R) S, N6 hmultipliers
1 [0 K" A3 o% l. [. T Provides 2 PLLs per device provide clock multiplication and phase shifting* C/ c% I2 J: }' r: \. H
 High-speed differential I/O standard support, including LVDS, RSDS, mini-LVDS, LVPECL
+ g- x! r& @% W+ ?! E2 Z Single-ended I/O standard support, including 3.3V, 2.5V, 1.8V, and 1.5V LVCMOS and LVTTL( t9 ~6 ^$ G8 \% h- k, m4 J) V6 U
 General package options, LQFP and FBGA.$ X8 T/ c) A& i  m+ q( K
 Flexible device configuration through J
' i% b$ O: I! S/ u! J3 v5 L0 @* U! B- [* @3 y; @- c' a" c) p- J

! f. @# H9 d/ K( K* t / F. g. ^8 {- U! ?
& ]7 k- U3 F9 U( Q# `6 a0 N
9 K% t' h/ D: o. {

; j3 q  k5 w' M& Z4 P
* V; o. B1 |5 I+ @" r5 q8 Q5 {6 o
Most of our FPGA chips pin to pin compatible with Altera chips.0 `6 J) D: H5 B# m! U3 O

3 p7 C* v2 Q/ |

$ @5 F& a  E* T+ ~! K
" r8 g. t+ `2 |- p3 V/ F' j8 h: `
1 S" i7 }( _; \4 {6 |
$ L. [/ r: W/ S
3 U9 `" h( W/ [- m# e+ `$ Y. t

/ u4 U# d; Q, w* H* P0 U. Y

该用户从未签到

2#
发表于 2019-8-2 17:05 | 只看该作者
还是英文,厉害了
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

推荐内容上一条 /1 下一条

EDA365公众号

关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

GMT+8, 2025-10-12 07:33 , Processed in 0.125000 second(s), 26 queries , Gzip On.

深圳市墨知创新科技有限公司

地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

快速回复 返回顶部 返回列表