|
EDA365欢迎您登录!
您需要 登录 才可以下载或查看,没有帐号?注册
x
1. 设计顶层测试文件时报错误!& f% T/ S9 x: f
+ ~6 w6 {# D4 x b; K; v+ ? Z1 e, s4 B- p
Started : "Behavioral Check Syntax".
* s8 _; E" n- R! W9 Q4 qDetermining files marked for global include in the design...
, _' b5 m6 B5 N1 SRunning vlogcomp...$ q9 z/ p0 @3 t" P; ~ j
Command Line: vlogcomp -work isim_temp -intstyle ise -prj {E:/FPGA Projects/Test1/TestFig_stx_beh.prj}& Z5 t$ E3 R& s7 A6 B2 ]& l. \
Determining compilation order of HDL files
2 e( D j; K+ ?* W! H7 Q: j6 DAnalyzing Verilog file "E:/FPGA Projects/Test1/Source/Module1.v" into library isim_temp
' e8 Z* ] x+ \% C% D3 N/ qERROR:HDLCompiler:806 - "E:/FPGA Projects/Test1/Source/Module1.v" Line 1: Syntax error near " ".3 @- n( H" v' B8 ^, z6 X+ ]% t
WARNING:HDLCompiler:1591 - "E:/FPGA Projects/Test1/Source/Module1.v" Line 1: Root scope declaration is not allowed in verilog 95/2K mode
, o) o" d% Q T5 m( a% ] MVerilog file E:/FPGA Projects/Test1/Source/Module1.v ignored due to errors
( m! q7 r& f& k0 ~ u5 t2 g
* o# Y; S' O: G# X- `( w: @
5 L/ u% r1 j0 N( J" M, E: TProcess "Behavioral Check Syntax" failed
# u5 n2 y3 I- U7 _, {9 ^$ `/ |# k/ Y3 x* t% X! W( z
9 V6 g, ~+ |* i' X+ S6 \, R& M; KProcess "Behavioral Check Syntax" failed; i) R2 J8 |" k5 H8 r4 M
1 v5 b3 |4 c. s; D u. k: Q% O
8 [+ u- J/ s R9 t- r3 L找了各种方法,查了各种语法,无果。。。
/ q, b# M$ z0 A, d4 k6 Y* _+ n" M最后问题找到:语法没写错,公司电脑ISE软件加密问题!!!坑爹。。, @9 Z8 J6 r3 i6 q+ v3 p8 J
果断弃之,在外部编辑器中写代码!9 n$ k7 s1 d- H0 _% Q
+ x) U% F8 W+ e- l2 E' g) G" o I# J; V/ a* V/ q! t
* a' X( q8 Z7 T6 w% g
3 z/ S- n, g2 F6 ^3 f3 M9 Q2. 报错:Signal count[24] in unit led1 is connected to following multiple drivers:
' J* j& \0 L; F$ L, }, {, t 原因:在多个always块里对同一个reg型变量进行赋值;& q: w! p4 G: {
8 G' J( H( Z0 s3 T7 E
4 M" b7 L. P; f. g
3. 报错:Port connections cannot be mixed ordered and named$ Z# k O5 L3 |2 t8 A
原因:语法问题,查找! 比如实例化时 少了.
A- X! r+ z- S2 I: s q5 j1 i; N) W' V I7 v1 \2 p
( {* I2 c; q! W% Q, C& B1 d* n: [4 j: }, q- p' o
1 n9 d' G3 J' s/ m
|
|