VHDL流水灯设计

Taio

VHDL流水灯设计

  A1 y1 g+ w* U  k6 m# G+ A8 J8 p
& M' ]+ v- @, ~! l- I

library ieee; / P& W( J$ C4 o% y! E, zuse ieee.std_logic_1164.all; 1 @9 B2 i6 z+ ]# A& m+ n( uuse ieee.std_logic_unsigned.all; use ieee.std_logic_arith.all; . X# p2 C, o! t( H1 L5 Uentity liushui is port( % x% M# |5 v9 f' Zclk:IN std_logic; 2 w8 W+ }3 m& Z9 o- A/ s4 cclr:IN std_logic; ena:IN std_logic; yut std_logic_vector (7 downto 0) ); % l0 b1 _, {! v6 M! Gend; architecture behave of liushui is 4 g) w; ~4 J  p/ ~: {: O' abegin signal y_out:std_logic_vector(7 downto 0); process(clk,clr,ena) if clr = '0' then y_out<= "00000001"; elsif clk'event and clk = '1' then if ena = '1' then y_out <= y_out<<1; end if; end if;end process; y <= y_out; end behave; ! v5 l1 M3 X, e& A ' _7 u3 c2 v) x3 M

helendcany

这就去看看可行吗