TimeQuest_User_Guide

lc1234

ction 1: Getting Started  
. H- ~- z( j/ F' m: ~) t' w& k
* g/ [/ ]8 i; s: Q# ?3 K) w          This first section is meant to get a user up and running as quickly as possible.  It touches  
; ?3 ~- I0 v$ Son multiple topics that are detailed later, and is meant for application and a quick understanding.   
7 L% P2 Z2 X; J6 Z  T1 v5 IThat being said, I think all users should look through this section and make sure they understand  
$ P; |1 ^4 {6 [: S4 T- Q' Fit.  
          The last portion of Getting Started covers analyzing results, which is an integral part of  
% ~- D* {( ?0 v& |! sentering constraints.  One can't enter core timing or I/O constraints without being able to read the  
analysis reports, so it is recommended to read that section in conjunction with the information at  
the beginning.   
6 T, R5 R, j, a6 ]% @
, @7 e4 }: U+ m& i" ?9 hQuartus Setup  
! v& P$ i! H6 ~$ e& y  U          Within Quartus, there are a number of quick steps for setting up your design with  
TimeQuest.  These are accessed through the pull-down menu Assignments -> Settings:  
& v' g  r' c) L' B, J& g% C1 e
8 B' o: P5 V2 n: c2 h- X
" B$ v$ T; ]+ A$ U$ }$ x0 i
1)  Along the left panel, select Timing Analysis Settings and select the "Use TimeQuest…" radio  
button.  The Classic Timing Analyzer is the old timing analysis engine, which is not  
( r( C$ J$ T+ z) C; @: _& ?& t; mrecommended for any new designs or architectures, and will eventually become obsolete.   
5 e/ D% S; c6 Z& b9 C, i8 j7 f
; f6 B6 C6 R$ L2 d$ q2)  Select TimeQuest Timing Analyzer in the left panel.  The screenshot should look like below,  
whereby the user can add a new SDC file.  SDC stands for Synopsys Design Constraint, which is  
the format TimeQuest uses, along with many other tools.  If no .sdc file exists, we will create it  
5 S7 y8 ^  M' g  q* zin the next section.  Note that SDC files are analyzed in the order listed, top to bottom.  
2 E- G9 P& @. W, ^7 R6 @. i
& |1 m. ]/ c3 F; u
2 `, q* s5 |4 R5 f  Y