|
Cadence SPB16.6下载(Hotfix025已发布) " G* q! k9 S W( x
( T8 R y6 m: o0 U7 Z7 |; VCadence SPB16.6已经推出,需要的朋友可以点击下面的链接下载:2 V$ [/ {' D/ ?- \9 x& S0 V3 e
http://dl.vmall.com/c0zau2e8ao
; x8 Z# L: L" k+ K& L& W% ]
' K8 F$ [9 z1 g8 KDATE: 03-13-2014 HOTFIX VERSION: 025
' I' E) ^) Z- ]# N0 V, J& p===================================================================================================================================
; O2 i: ^" `; n n0 w" o. Y
^0 D2 Q1 F% h$ P7 JCCRID PRODUCT PRODUCTLEVEL2 TITLE2 N7 g* B% Q. V( `. _1 Y
% r) g3 k H. z: r5 A x
===================================================================================================================================
( B% U; t$ v& n: C1 b' j, n# L; y: [3 `
1194646 CONCEPT_HDL GLOBALCHANGE Global Update > Global Component Changedoes not work
% @: S2 r- T% ^6 P6 a7 R. U9 A/ q% i: S! }
1227843 SIG_EXPLORER EXTRACTTOP Cannot extract the topology correctly.0 \8 g0 S9 {$ q' I6 |
/ K# W- b+ `3 p/ R* _7 x, I1231510 ALLEGRO_EDITOR INTERFACES IDX exchanges with CREO 5.0 issues
. z& F* ^5 ?( y
6 R4 }1 M1 ^1 } D9 W$ I1233030 SIG_INTEGRITY GEOMETRY_EXTRACT Net Parasitic of groundConnection3 M8 F7 e! V" B k2 ~
+ A8 x! m! ?/ \1236961 SIP_LAYOUT OTHER Moving component using Place Manual-H causes mirror_geometry.
* r2 @: P( }; k5 |' o* v! o& k n! G1 Z' c1 x+ ]/ @
1241456 ALLEGRO_EDITOR EDIT_ETCH When creating Die pins or changingtheir attributes an oval is placed on the pin
1 R7 j: G- W: i
) u: s) V7 V0 O; y+ R1242461 SIP_LAYOUT OTHER SiP Layout - DIE is being mirroredwhen placing3 s0 I6 v2 U# f* v0 V
" d N; j/ X0 ^* m1 J2 [! \) ~
1242682 CONCEPT_HDL PDF PDF Pubisher crash DEHDL ondesign
- `7 h+ C6 G3 C% e
b! o/ [, l, ]/ y' C: Y1242685 SIG_INTEGRITY SIGNOISE Incorrect net name wasdisplayed/output if the net include consecutive underscore.
+ k) q8 a) {/ ^! Q4 m5 B' w
) u2 G5 o( r% _+ S$ K1243357 ALLEGRO_EDITOR INTERFACES Ability to add any new name0 D' A, c9 b( f3 {# A
+ Z8 j6 B' c x# `" }7 r9 A
1243758 ADW COMPONENT_BROWSE I don't see anoption to switch between database and cache mode
" {. k6 H8 I( T. u0 D+ X7 D0 L5 B9 A m8 z! a
1244325 ALLEGRO_EDITOR INTERFACES Merge all the BOMItems with same partnumber into one single entry in IPC2581B." G$ k$ t/ B6 z/ O9 P3 U
+ U& v: {$ _4 `: y' ^. v' s1245363 CONCEPT_HDL CORE Design Entry HDL program crashesupon save
# q8 L6 O3 E+ U# e) R/ l
2 r$ B& C( A4 t6 o; M; N1245790 ALLEGRO_EDITOR PADS_IN Bug: PADS Translation with 16.6s023gives parse error
3 V& {7 L- n3 O7 v: C$ o0 o3 c. t# i7 t, X" l. r1 u
1246343 ALLEGRO_EDITOR SKILL axlAirGap command is broken in s022' F' `% r# v5 q3 j& |# b
9 |: e" n6 W4 I$ G1246419 CONSTRAINT_MGR OTHER Netrev fails with SPMHGE-268 on existing design1 x% [, d0 y$ H( \, O/ o
; n( C% p5 j3 A7 W
1246878 CONCEPT_HDL CORE Changing Symbol in Variant Editormakes schematic page crash
& d+ {$ l4 v8 B5 g/ S$ n( _2 `1 {8 v6 R6 g( ~
1246884 ALLEGRO_EDITOR GRAPHICS Infinite cursor disappears from thecanvas after step package mapping GUI is closed.
" G3 ^/ h' L- _( h9 l$ d& F4 S2 C* z1 [5 `7 K" ]0 c# h( k, \
1247016 ALLEGRO_EDITOR INTERFACES STEP Model of connector cannot be zoomedsufficiently after mapping it to symbol dra file.
5 P1 w4 p: t) R$ @. h' ], S* e# N; R% I9 D
1247107 ALLEGRO_EDITOR INTERFACES Incorrect Spelling in IPC-2581EntryFillDesc field1 E z" S3 E3 \* _' C! f5 b
) \/ L8 X0 L# l) x; M. x6 M
1247177 SIP_LAYOUT WIREBOND Bondfingers not aligning to wire whentack point on the other wire end is moved from center
& ^( W% w/ `9 d" g+ `/ f1 ]
; O. X$ `; [- l! T p1247400 ALLEGRO_EDITOR INTERFACES option to Export optimized PDF in color |
|