|
|
EDA365欢迎您登录！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 紫菁 于 2017-9-14 11:21 编辑
& D) R8 k+ `9 ^
- k6 S6 g# S6 M* v- s5 o下面链接是cadence SPB16.3及最新Hotfix下载地址，需要的可以下载！
- O6 l; `$ m- f: I
& F( S3 G' F1 r
/ C4 b. B0 w0 C' c, G+ U: A. QHotfix057更新的内容如下所示：
& t" X- X2 M" }, a2 GDATE: 12-19-2012 HOTFIX VERSION: 057$ \ z% v+ ?2 p- C, U
===================================================================================================================================! v+ a( O3 r# S# Z; w; J
CCRID PRODUCT PRODUCTLEVEL2 TITLE% j% m7 ^" P/ T$ V/ |1 a! g, F
===================================================================================================================================
9 O3 h; {$ U. d" s3 L- s4 P: M* U1080193 SIG_INTEGRITY ASSIGN_TOPOLOGY View Topology freeze during the extraction of the net connected to resistor network.
" \4 T: u: N9 o+ _1082509 allegro_EDITOR INTERFACES Export DXF in the 16.3 S056 roatate some pins.) I; c5 K* E) O+ P! G
5 N w# E1 d# Z3 |
DATE: 12-7-2012 HOTFIX VERSION: 056
}* R! D: o w' V===================================================================================================================================
( N# r! g$ Z: ^" p# W2 U; lCCRID PRODUCT PRODUCTLEVEL2 TITLE E0 d! Z% |2 w) q
===================================================================================================================================. Z P1 b% a; }' M- T4 e+ S& N; G, _
825813 concept_HDL CORE HDL crashes when copying a property from one H block to other$ x5 ^& u( f( \% h* E& D/ r8 g! B! I2 Q
871886 CONCEPT_HDL CORE Browse button in Signal Integrity window of DE-HDL option causes program crash
( P7 G( T- _6 J! x5 n) t871899 CONCEPT_HDL CORE 'Multiple:' column of Grid window in DE-HDL option is too wide# b1 x, D- t; |, J" ?- Z, A! }
873917 CONCEPT_HDL CORE Markers dialog is not refreshed3 M& l3 c3 L% ~2 |
887887 CONCEPT_HDL CORE Option to find unconnected Pins/Nets with DEHDL L License- q0 ~3 m k1 n* R' T' ]
892857 CONCEPT_HDL CORE packager treats R? as a unique reference designator
2 X, q- m o! u( W1075587 CONCEPT_HDL PAGE_MGMT Unable to insert page in schematic
* v* }& a+ E1 |2 z% f5 f1078682 ALLEGRO_EDITOR DRC_CONSTR Unaccetable slowness with Slide |
|
/1 
发表于 2013-1-14 11:49
收藏
淘帖
支持！
反对！
