|
- N0 H/ ^& s/ E8 {( E1 y
Xilinx is providing this product documentation, hereinafter “Information,” to you “AS IS” with no warranty of any kind, express9 P3 @; o" e0 l: ?) N
or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any
/ k: W& k+ F7 tclaims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the
`8 g8 e& h, s+ u5 s) M6 zInformation. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY2 w5 R& q1 t0 _8 W
WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED
% n0 U3 ^) s6 h% w; Y% wTHEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS% U; y& `/ t3 Y; f2 ?
IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF
7 A4 ~- ?$ O, u5 [9 T6 U* ^MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be
: `- h" ?4 i4 W, [: B/ vcopied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means( v! q# J1 m4 n' Z7 v; @. n5 F
including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of1 w" H0 [9 v, P9 o" f* }; ^
Xilinx. ) ]# [8 j0 V! K3 c7 r) H l5 t0 [
6 `* O- B9 _9 f! S: `. H% E
; |3 I' K' @7 Y5 a. B
|
|