MIXED-SIGNAL AND DSP DESIGN TECHNIQUES

Pang8343569

LBSALE[10]LBSALEMIXED-SIGNAL AND DSP DESIGN TECHNIQUES
SECTION 1
7 v) K. i2 A. J$ v# E4 ^INTRODUCTION
0 R( |. U* l" _* ^" Q- wSECTION 2
SAMPLED DATA SYSTEMS

Discrete Time Sampling of Analog Signals
4 H2 p* p6 K" {+ y4 L
ADC and DAC Static Transfer Functions and DC Errors
* v# Z3 J& ]& Q$ Y8 F$ j+ Q! R, F* \) S- L
AC Errors in Data Converters
* q8 B: i' ?0 @( d! T
DAC Dynamic PeRFormance
SECTION 3
' a9 I0 z, A1 o5 g: W& _ADCs FOR DSP APPLICATIONS
1 l& R* {+ Q0 Z
Successive Approximation ADCs

Sigma-Delta ADCs

Flash Converters

Subranging (Pipelined) ADCs
- p5 j" R+ ~9 {
Bit-Per-Stage (Serial, or Ripple) ADCs
SECTION 4
DACs FOR DSP APPLICATIONS

DAC Structures

Low Distortion DAC Architectures
+ H0 ~5 [% p6 g1 @' M" F7 l
DAC Logic
, r1 O" V2 j3 `) C! A
Sigma-Delta DACs
! n$ H( Y+ _1 V4 S6 P9 P& d
Direct Digital Synthesis (DDS)
SECTION 5
( H1 q" `" a! E' Q/ S; w" mFAST FOURIER TRANSFORMS
! n( a3 k/ B3 y# s0 J7 e3 h; G
The Discrete Fourier Transform
, ~& Q/ h) S; S6 v
The Fast Fourier Transform

FFT Hardware Implementation and Benchmarks

DSP Requirements for Real Time FFT Applications
$ @/ U1 c6 `  [4 w2 m
Spectral Leakage and Windowing
+ B; Y, K! o) p9 @) T+ U/ N7 X9 PSECTION 6
7 s$ H6 X" I4 v' B0 NDIGITAL FILTERS
' q" {7 ]: u" W: C0 O7 x
Finite Impulse Response (FIR) Filters

Infinite Impulse Response (IIR) Filters

Multirate Filters

Adaptive Filters
8 R! C7 z8 a1 q- {SECTION 7
! _% u0 ^% J. v" ^DSP HARDWARE

Microcontrollers, Microprocessors, and Digital Signal
; I8 J8 X$ t! U( X& Q8 ?Processors (DSPs)

DSP Requirements
+ _( c" u/ k/ ]) d% X
ADSP-21xx 16-Bit Fixed-Point DSP Core
( O6 t8 O7 M/ l0 V$ C
Fixed-Point Versus Floating Point
7 c: {% s% D$ C7 D8 E2 P
ADI SHARC® Floating Point DSPs
$ N- M8 f2 u1 D5 W. S# k9 z/ i# B
ADSP-2116x Single-Instruction, Multiple Data (SIMD)
Core Architecture

TigerSHARC™: The ADSP-TS001 Static Superscalar
DSP

DSP Benchmarks

DSP Evaluation and Development Tools
! D# ^0 E  ~; D+ }1 W, Q  LSECTION 8
: ~& }9 J0 U5 Y3 r0 f7 VINTERFACING TO DSPs

Parallel Interfacing to DSP Processors: Reading Data
From Memory-Mapped Peripheral ADCs

Parallel Interfacing to DSP Processors: Writing Data to
; n8 s( R3 X$ ~& f2 aMemory-Mapped DACs

Serial Interfacing to DSP Processors
% G( }% c# R5 [( U$ }
Interfacing I/O Ports, Analog Front Ends, and Codecs to
2 e8 B( h" w; dDSPs

DSP System Interface
# h, W$ v1 x4 K: K7 \6 m( ~SECTION 9
# q% U' v, ~3 Z* kDSP APPLICATIONS

High Performance Modems for Plain Old Telephone
$ F! _6 u3 ^0 ~7 A9 \8 Y! B: K: |, @Service (POTS)
8 {. O0 `" |4 P) T& ~1 D+ d0 B
Remote Access Server (RAS) Modems

ADSL (Assymetric Digital Subscriber Line)

Digital Cellular Telephones

GSM Handset Using SoftFone™ Baseband Processor
* n6 d6 `! p% j) S6 Fand Othello™ Radio

Analog Cellular Basestations
9 M6 E2 v# f2 ^0 U; Q6 E
Digital Cellular Basestations

Motor Control
) u! O$ \: g: y& }2 H+ F5 K- R
Codecs and DSPs in Voiceband and Audio Applications

A Sigma-Delta ADC with Programmable Digital Filter
5 U9 t4 o. K- a+ TSECTION 10
( C4 }2 l# f2 {8 g3 R5 }6 k1 [  U$ uHARDWARE DESIGN TECHNIQUES

Low Voltage Interfaces

Grounding in Mixed Signal Systems

Digital Isolation Techniques
- |% A$ T2 n7 D1 z3 g; N4 K0 S! K
Power Supply Noise Reduction and Filtering

Dealing with High Speed Logic
INDEX文字

Pang8343569

~~~

jerryli

绝对好的资料