本书简介：
8 N4 E. x$ ?0 BHandbook of Digital Techniques for High-Speed Design
3 C2 ~. A% P1 o
; J: U% G; U! g1 \$ J/ U5 n3 MA must one for anyone who interested in the latest High-Speed Design technologies!
: |+ I+ f' |2 ~: a( W2 O0 c
i ?9 i4 @$ G5 v" z* b' gHandbook of Digital Techniques for High-Speed Design : Design Examples, Signaling and Memory Technologies, Fiber Optics, Modeling, and Simulation to Ensure Signal Integrity
- @' a/ S: u: R8 [1 Q
: Q% b: z1 G0 G- s4 X7 V& Y8 C
" N( G8 o7 O% q! u# L
Book Description
! b! r9 x) ^% r- N3 `- ^The start-to-finish guide for engineers designing high-speed digital circuit boards and systems using today's common EDA tools.
8 r: U3 O; N$ R# U% K; n, ?1 i
Provides detailed technical information on high-speed device families, applications and over 30 EDA tools that other books omit.
b! s% i8 r0 o/ x3 r0 K6 @
Engineers will benefit by developing a robust
skillset and having a desk-side design companion 24/7.
6 U2 t1 z$ r. O5 A. A5 ^; C
End of chapter exercises allow readers to implement the knowledge and techniques learned in each section.
* ?6 e% B/ e4 W/ p) s5 f! dThis practical handbook fills in gaps that other textbooks on high-speed design don't discuss, covering every aspect of high-speed board-level digital design. Several design examples at high Gigabit per second data rates are presented. Discusses highest-speed logic and inte
RFace families of devices, relevant applications, and device speeds versus how far signals transmit with good signal integrity. A quick-reference overview of each device family is also provided. High-speed design rules are presented for both engineering design and printed circuit board layout. Emphasizes designing high-speed backplanes, driving cabling, bus architecture and topology. Discusses IBIS and SPICE modeling, simulations, design processes, and over 30 design automation tools. Quantifies signal integrity using jitter and bit error rate measurements, eye diagrams, time-domain reflectometry and transmission. Details high-speed transmission line and parasitic effects, cabling, connectors, single-ended/differential terminations, lab test equipment, and intellectual property. Dedicated chapter on fiber optics and when to use.
O. o2 R/ y( ?0 A; A
3 ^5 b* R3 }. G/ UTable of Contents
: J' l/ h, N& M. j' X* q- x
1 K0 W& c0 e/ ^' T5 t: J% ]% R
Preface.
$ V% ~$ x8 \! X. h: c9 WI. INTRODUCTION.
0 y; }& l) ?# H% B6 N
1. Trends in High-Speed Design.
/ U! _8 L) N' P8 V% K
2. ASICs, Backplane Configurations, and SerDes Technology.
% g# T( P i) l. {! i; m" N) x* w
3. A Few Basics on Signal Integrity.
1 I9 g3 G5 B+ c' R3 q9 @. k! f
1 d$ H2 U; ^' I) M# c$ d# q+ e) B5 v9 m
II. SIGNALING TECHNOLOGIES AND DEVICES.
- t: [0 X: [* I- x( {
4. Gunning Transceiver Logic (GTL, GTLP, GTL+, AGTL+).
' }5 j$ m& [1 O- k9 ~$ Q' v5 J0 C5. Low Voltage Differential Signaling (LVDS).
x& n9 _+ }# [2 h* }; l. B6. Bus LVDS (BLVDS), LVDS Multipoint (LVDM), and Multipoint LVDS (M-LVDS).
4 D* h6 y; p* ?7 v7 l: n3 N- K- F: m' Q7. High-Speed Transceiver Logic (HSTL) and Stub-Series Terminated Logic (SSTL).
/ g2 _( y2 \: X- q+ @+ S5 b$ L: G8. Emitter Coupled Logic (ECL, PECL, LVPECL, ECLinPS Lite and Plus, SiGe, ECL Pro, GigaPro and GigaComm).
. I6 J3 ~ s/ J+ s9 S: E. q' U
9. Current-Mode Logic (CML).
3 g$ u7 ^. G! p7 t# D* }. x
10.
FPGAs - 3.125 Gbps RocketIOs and HardCopy Devices.
3 n0 U/ T7 d% B: h* V) S11. Fiber-Optic Components.
" ]- h* I3 q* C0 \/ Z! s12. High-Speed Interconnects and Cabling.
; _% X: {% T3 j1 |' @
% K& X8 f4 o# p( N9 nIII. HIGH-SPEED MEMORY AND MEMORY INTERFACES.
$ u; I5 @1 l! N- |: z% \
13. Memory Device Overview and Memory Signaling Technologies.
7 T& Q, @# r/ Q* t/ {% j( k14. Double Data Rate SDRAM (DDR, DDR2) and SPICE Simulation.
5 |' m, z5 a. O' }* ?' X+ b
15. GDDR3, ZBT, FCRAM, SigmaRAM, RLDRAM, DDR SRAM, Flash, FeRAM, and MRAM.
7 V+ m6 A( r! h5 h
16. Quad Data Rate (QDR, QDRII) SRAM.
( d; O7 H9 ^% m9 v- U/ M& a* c; G17. Direct Rambus DRAM (DRDRAM).
2 b# Q6 {3 c7 c; g$ Z% t" |' z3 B: n18. Xtreme Data Rate (XDR) DRAM, FlexPhase and ODR.
) f- u- g2 v# Q/ _
" M4 ~3 D& q9 ], d" }IV. MODELING, SIMULATION, AND EDA TOOLS.
; Y! h7 t: g' F2 W. A5 G
19. Differential and Mixed-Mode S?Parameters.
; ?* j& b- H& G! N# S3 ^
20. Time Domain Reflectometry (TDR), Time Domain Transmission (TDT), and VNAs.
u/ F/ h/ `2 Z7 c1 q21. Modeling with IBIS.
; f4 o2 W' f ~/ `: A! b. T
22.
mentor Graphics - EDA Tools for High-Speed Design, Simulation, Verification, and Layout.
! Z0 Y& k( |7 P
9 J: A) \* m6 A. fV. DESIGN
conceptS AND EXAMPLES.
a+ C* E( ~2 w
23. Advances in Design, Modeling, Simulation, and Measurement Validation of High-Performance Board-to-Board 5-to-10 Gbps Interconnects.
1 ]) I1 S s S; C% z. s6 w! K/ a1 R5 j
Appendix 23A. Generalized N-Port, Mixed-Mode S-Parameters.
$ ~" E8 k" R% S' q
24. IBIS Modeling and Simulation of High-Speed Fiber-Optic Transceivers.
9 p6 y# u R: \: J# S25. Designing with LVDS.
* J3 F1 x! B4 `# N) j
26. Designing to 10 Gbps Using SerDes Transceivers, Serializers, and Deserializers.
) Y) j: @# P: ^% b( I6 h" r% V
27. WarpLink SerDes System Design Example.
4 @& j0 o- B! Y3 v9 r9 k; O$ w" ^: R/ T. C) h
VI. EMERGING PROTOCOLS AND TECHNOLOGIES.
# ~9 o$ \5 C$ n: S" s, \3 R
28. Electrical Optical Circuit Board (EOCB).
# T9 V2 N N, ?# X4 m. k
29. RapidIO.
+ ^# ^. f; y+ V
30. PCI Express and ExpressCard.
- ]5 X+ h' b, I5 @
% Y3 C" Q- W; P7 q8 G! D
VII. LAB AND TEST INSTRUMENTATION.
. }7 c; w: \- O" {2 h( Q31. Electrical and Optical Test Equipment.
( x$ Z- U5 l7 E& W/ E& w
. u4 I+ D. W. ~$ ]Acronyms.
% ?: l: ?: Y# Q; {" r
References.
8 g* f) D( j- B% t* pAbout the Author.
3 i! {# U% {/ C, i, |3 i
. a# @* O) g, T- r# N6 _& I7 [
Editorial Reviews
, A# v8 {$ ]& j+ i' K6 E
High-speed digital design—Complete, current, and practical
! d8 p! d7 l% ~* c( {+ yPracticing engineers who work with high-speed digital design know that a thorough, fully up-to-date resource is crucial for keeping pace with rapidly changing technologies. Senior and graduate-level engineering students need a similar resource, but with added introductory material and plenty of exercises. Only one book fills the need of both audiences—Handbook of Digital Techniques for High-Speed Design, by electronics expert Tom Granberg.
3 Q8 s, r$ C+ E, B6 @/ }1 p
, E$ v: H l2 K eThis practical handbook covers every aspect of board-level design, starting with the basics of design trends, SerDes and bus technologies, and signal integrity. In-depth topics include memory technologies, fiber optics, modeling and simulation, design tools and the design process, CML controlled-impedance drivers, differential and mixed-mode S-parameters, and the emerging protocols and technologies of RapidIO and PCI-Express. Tom Granberg also features major, detailed high-speed design examples—including a BLVDS SerDes design and a design with high gigabit-per-second serial links using WarpLink devices. This book
4 `: m- x! O$ n* m
# w3 B5 v5 @8 U2 vProvides detailed technical information on CML, SSTL, GTL/GTL+/GTLP, LVDS, Bus LVDS, M-LVDS, LVDM, ECL, PECL, LVPECL, HSTL, and more—plus applications best suited for each
4 Q7 |( c, V) g4 }5 {, F* _3 b* iDiscusses IBIS and SPICE modeling and simulation, plus a full range of electronic design automation (EDA) tools
" j& H+ f# Y& m4 {4 A" \5 z% s4 Y
Emphasizes backplane and bus design with detailed guidelines and design rules
( ^0 z" p A% \2 o7 _$ j; W: ]2 K
Covers fiber optics in detail—and when it makes sense to use them, and much more!
3 H( k7 U& I! W( I
This book was written with two audiences in mind—practicing engineers who work with high-speed digital electronics, and graduate and undergraduate-level students in colleges and universities who need to learn the concepts and techniques of high-speed digital design before going to work in industry.
/1 
发表于 2016-3-4 17:01
收藏
淘帖
支持！
反对！
