|
PCIe Gen 3, DisplayPort 1.2, USB 3.0, and SATA 6 Gbit/s PCB Layout General Rule
; i J, Y8 z& u- z- K9 h
- X+ t8 |# n( W- D- Maintains 50 Ω ± 15 % single-ended and 100 Ω ± 20 % differential impedance.
- The differential pair must be routed symmetrically.
- The length mismatching within the differential pair should be less than 5 mils (0.127 mm).
- Do not route high speed signals over any plane split; avoid any discontinuities in the reference plane.
- Avoid any discontinuity for signal integrity.
- Differential pairs should be routed on the same layer.
- The number of vias on the differential traces should be minimized.
- Test points should be placed in series and symmetrically.
- Stubs should not be introduced on the differential pairs.7 P& }4 O" s7 N
5 M8 a- F* ~; U; R* M
! v0 r+ c' y7 h: ?- P
|
|