|
PCIe Gen 3, DisplayPort 1.2, USB 3.0, and SATA 6 Gbit/s PCB Layout General Rule* N0 r+ d5 L* Z# k
, Y# E: I! M2 N9 R3 B- Maintains 50 Ω ± 15 % single-ended and 100 Ω ± 20 % differential impedance.
- The differential pair must be routed symmetrically.
- The length mismatching within the differential pair should be less than 5 mils (0.127 mm).
- Do not route high speed signals over any plane split; avoid any discontinuities in the reference plane.
- Avoid any discontinuity for signal integrity.
- Differential pairs should be routed on the same layer.
- The number of vias on the differential traces should be minimized.
- Test points should be placed in series and symmetrically.
- Stubs should not be introduced on the differential pairs.
1 u- t0 e2 y3 K' {* ]" z3 j, O * `0 a; H1 g0 y2 w7 V9 I
1 { N+ X; k4 m: ?' o
|
|