|
PCIe Gen 3, DisplayPort 1.2, USB 3.0, and SATA 6 Gbit/s PCB Layout General Rule
: T+ U/ G( A% b8 @3 B
: h Q- Y3 s0 |' |* O( [2 n8 p5 ] t- Maintains 50 Ω ± 15 % single-ended and 100 Ω ± 20 % differential impedance.
- The differential pair must be routed symmetrically.
- The length mismatching within the differential pair should be less than 5 mils (0.127 mm).
- Do not route high speed signals over any plane split; avoid any discontinuities in the reference plane.
- Avoid any discontinuity for signal integrity.
- Differential pairs should be routed on the same layer.
- The number of vias on the differential traces should be minimized.
- Test points should be placed in series and symmetrically.
- Stubs should not be introduced on the differential pairs.
& C. f A/ @, L5 Y0 C: O5 ] ] 2 f# i0 }2 `9 n' b3 R

+ C* z: _1 }. Q' e3 i' A; u |
|