找回密码
 注册
查看: 1894|回复: 7
打印 上一主题 下一主题

昨天出了 Hotfix_SPB16.60.044_wint_1of1 !

[复制链接]
  • TA的每日心情
    开心
    2023-10-13 15:24
  • 签到天数: 3 天

    [LV.2]偶尔看看I

    跳转到指定楼层
    1#
    发表于 2015-2-28 13:26 | 只看该作者 |只看大图 回帖奖励 |倒序浏览 |阅读模式

    EDA365欢迎您登录!

    您需要 登录 才可以下载或查看,没有帐号?注册

    x
    昨天出了 Hotfix_SPB16.60.044_wint_1of1 !
    27 Feb 2015SPB16.60.044, Version: SPB:Hotfix:16.60.044~wint  
    还以为要出177了,高了半天又来一个。: J! D. G9 k: E8 y' I; u* w( a9 H

    9 W( _. S: y! _2 O) k1 J& \: X$ f. f* g* V) j1 H

    2 Q# Z+ O4 ?- ^# H) T6 Q2 j; R- B' X2 D/ {' s9 q* R4 n
    DATE: 02-27-2015   HOTFIX VERSION: 044================================================= ==================================================================================CCRID   PRODUCT        PRODUCTLEVEL2   TITLE===================================================================================================================================1342021 SCM            OTHER            The net NC is inadvertently attached to the physical net name PV_CT_P_PIN_SPIADC_CS11343064 SIG_INTEGRITY  CIRCUIT_BUILDER  Estimated crosstalk simulation result is incorrect.1363621 concept_HDL    CORE             The Variant Comparison BOM report needs the variants to be sorted alphanumerically1366388 allegro_EDITOR INTERFACES       With SeparateSlotHoleLegend set to yes, generate NC Drill legend and export to DXF; slot hole figures are not exported1366412 ALLEGRO_EDITOR INTERACTIV       Allegro hangs when deleting lines after the delete by rectangle command is used1367426 F2B            DESIGNVARI       Variant Overlay Options do not store default color1367636 CONCEPT_HDL    CORE             In DE-HDL Windows mode, the up/down arrow keys do not work as in previous ISRs1368436 ALLEGRO_EDITOR EDIT_ETCH        After 'wirebond unlock' and edit/move of die, wires are lost1370555 CONCEPT_HDL    CONSTRAINT_MGR   The Select command crashes the application1371173 SIP_LAYOUT     SHAPE            Shape to Route Keepout Spacing false errors1371766 CONSTRAINT_MGR OTHER            User-defined property  value not transferred to Constraint Manager1375239 ALLEGRO_EDITOR INTERFACES       Export Step Models Height issue1375360 SIP_LAYOUT     IC_IO_EDITING    symed:  "no available buffer identifiers" error after many moves and aligns of drivers1375611 CONCEPT_HDL    OTHER            DE-HDL crashes on running Save Hierarchy command1377437 APD            STREAM_IF        After running Stream Out, some of the offset pads are shifted and it is causing shorts.DATE: 02-13-2015   HOTFIX VERSION: 043===================================================================================================================================CCRID   PRODUCT        PRODUCTLEVEL2   TITLE===================================================================================================================================1259909 ADW            DSN_FLOW         Unlike Project Manager, parts cannot be copied from one design to another using ADW1341092 ALLEGRO_EDITOR MANUFACT         Export > PDF should show drill holes if the Filled option is selected1356711 SPIF           OTHER            Unable to use PCB Router function with PA5700 license.1357880 ALLEGRO_EDITOR INTERFACES       Incorrect Step model view in Step Package mapping window1362132 ALLEGRO_EDITOR DATABASE         X hatch shape with cell High shows shape boundary error1362641 ALLEGRO_EDITOR INTERACTIV       Unwanted apostrophes are added to ads_sdart and few other variables under File_management in User Preference1362771 ALLEGRO_EDITOR EDIT_ETCH        Running AiDT displays an error; the tool crashes on subsequent runs1363908 SIP_LAYOUT     PLACEMENT        SiP Layout crashes when refreshing symbols1364113 ALLEGRO_EDITOR MANUFACT         NC drill output does not comply with NC Parameters if the unit is inconsistent1364146 Pspice         SIMULATOR        Simulating the attached Design gives 'RPC Server is unavailable' Error.1364209 ALLEGRO_EDITOR INTERFACES       STEP export: Allow for zero height and instance height change with PLACE_BOUND_TOP/BOTTOM1364329 CONCEPT_HDL    CORE             Show Physical Net Name causing netlisting errors1364367 PCB_LIBRARIAN  IMPORT_VIEWLOGIC viewlogic2con translator does not complete1364771 ALLEGRO_EDITOR MANUFACT         Incorrect Gerber created for mounting holes1366415 CONCEPT_HDL    CORE             global navigation not working for few buses in the design1367650 SIP_LAYOUT     IC_IO_EDITING    Add Respace command to Symed app mode for I/O drivers1368246 SIP_LAYOUT     OTHER            Cannot delete die(s) that were placed manually in a design1368889 ALLEGRO_EDITOR INTERFACES       Unable to export incremental updates of the IDX baseline file1369177 SIP_LAYOUT     OTHER            Add a new command to create a bounding shape
    # K2 v# [8 j8 J' g" F

    0441.JPG (74.24 KB, 下载次数: 3)

    0441.JPG

    该用户从未签到

    推荐
    发表于 2015-3-2 09:04 | 只看该作者
    :lol:lol:lol7 _8 o  l2 S1 k/ _+ |: v$ k
    http://pan.baidu.com/s/1gdhBNzl

    该用户从未签到

    2#
    发表于 2015-2-28 14:18 | 只看该作者
    等待下载链接!

    该用户从未签到

    3#
    发表于 2015-2-28 14:26 | 只看该作者
    够勤奋的,bug fix 不停啊。

    该用户从未签到

    4#
    发表于 2015-2-28 16:26 | 只看该作者
    昨天才装了42,现在就有44了

    该用户从未签到

    5#
    发表于 2015-3-1 06:13 | 只看该作者
    平均两个星期出一个hotfix,隔周的周五发布

    该用户从未签到

    6#
    发表于 2015-3-1 08:12 | 只看该作者
    等下载链接!

    该用户从未签到

    7#
    发表于 2015-3-1 09:30 | 只看该作者
    不贴下载链接在这儿乱贴什么!
    您需要登录后才可以回帖 登录 | 注册

    本版积分规则

    EDA365公众号

    关于我们|手机版|EDA365电子论坛网 ( 粤ICP备18020198号-1 )

    GMT+8, 2024-11-23 03:42 , Processed in 0.078125 second(s), 26 queries , Gzip On.

    深圳市墨知创新科技有限公司

    地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

    快速回复 返回顶部 返回列表